поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ECE1200 датащи(PDF) 53 Page - Microchip Technology

номер детали ECE1200
подробное описание детали  eSPI to LPC Bridge
PDF  87 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

ECE1200 датащи(HTML) 53 Page - Microchip Technology

Back Button ECE1200 Datasheet HTML 49Page - Microchip Technology ECE1200 Datasheet HTML 50Page - Microchip Technology ECE1200 Datasheet HTML 51Page - Microchip Technology ECE1200 Datasheet HTML 52Page - Microchip Technology ECE1200 Datasheet HTML 53Page - Microchip Technology ECE1200 Datasheet HTML 54Page - Microchip Technology ECE1200 Datasheet HTML 55Page - Microchip Technology ECE1200 Datasheet HTML 56Page - Microchip Technology ECE1200 Datasheet HTML 57Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 87 page
background image
 2018-2021 Microchip Technology Inc.
DS00003093C Draft-page 53
ECE1200
6.11.2
CLOCK CONTROL LOCK REGISTER
6.11.3
CLKRUN CONTROL REGISTER
Index
3Bh of Logical Device 01h
Bits
Description
Type
Default
Reset Event
7:5 Reserved
R
0
-
4 CLKRUN_EN_LK
‘1’ = The CLKRUN_EN bit in the CLKRUN Control Register is
locked Read-Only in its current state. The ‘1’ value written here
remains, read-only, until the next reset event.
‘0’ = The CLKRUN_EN bit is Read/Write. (default)
R/W/L
0
PLTRST
3 CLKRUN_CLK1_LK
‘1’ = The CLKRUN_CTL_EN_1 bit in the Clock Enable Register
is locked Read-Only in its current state. The ‘1’ value written
here remains, read-only, until the next reset event.
‘0’ = The CLKRUN_CTL_EN_1 bit is Read/Write. (default)
R/W/L
0
PLTRST
2 CLKRUN_CLK0_LK
‘1’ = The CLKRUN_CTL_EN_0 bit in the Clock Enable Register
is locked Read-Only in its current state. The ‘1’ value written
here remains, read-only, until the next reset event.
‘0’ = The CLKRUN_CTL_EN_0 bit is Read/Write. (default)
R/W/L
0
PLTRST
1 CLK1_EN_LK
‘1’ = The CLK1_EN bit in the Clock Enable Register is locked
Read-Only in its current state. The ‘1’ value written here
remains, read-only, until the next reset event.
‘0’ = The CLK1_EN bit is Read/Write. (default)
R/W/L
0
PLTRST
0 CLK0_EN_LK
‘1’ = The CLK0_EN bit in the Clock Enable Register is locked
Read-Only in its current state. The ‘1’ value written here
remains, read-only, until the next reset event.
‘0’ = The CLK0_EN bit is Read/Write. (default)
R/W/L
0
PLTRST
Index
3Ch of Logical Device 01h
Bits
Description
Type
Default
Reset Event
7:1 Reserved
R
0
-
0 CLKRUN_EN
‘1’ = The CLKRUN# feature is enabled.
‘0’ = The CLKRUN# feature is disabled and cannot stop the
LPC_CLK0 or LPC_EN1 clock. (default)
This bit is lockable in the Clock Control Lock Register.
R/W/L
0
PLTRST



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com