FXLS8974CF datasheet(52/96 Pages) NXP

52 / 96 page

NXP Semiconductors

FXLS8974CF

3-Axis Low-g Accelerometer

Field

Description

Z_DIS

Z-axis auto-increment disable:

0 (default): Z-axis measurement is included in the auto-increment address range for both buffered

and non-buffered modes (default).

1: Z-axis measurement is excluded from the auto-increment address range.

HIBERNATE_EN

Hibernate mode enable:

0: Hibernate mode not enabled; device is operating per the mode selected in WAKE_PM/SLEEP_

PM[1:0]

1: Commands device to enter Hibernate mode; all RAM register contents are lost.

Notes:

• When BT_MODE = GND:

When Hibernate Mode is selected, FXLS8974CF is completely shut down (similar to removing the

VDD supply), with all register contents lost. To exit Hibernate Mode, a positive or negative going

edge must be applied to the SPI_CS_B/WAKE_UP pin (logic level must toggle from the state

applied at the time this bit was set). The host must then wait TBOOT1 ms for the part to re-enter

Standby mode before attempting communications over the I2C or SPI interfaces.

• When BT_MODE = VDD:

Hibernate mode is automatically entered/exited based on the level input to the MOT_DET pin. The

part directly enters Active mode with the preconfigured motion detection settings when MOT_DET

is pulled high. The host must wait TBOOT2 ms for the boot process to complete and the motion

detection process to begin. When MOT_DET is brought low, the part automatically enters Hibernate

mode to conserve power.

Table 60. SENS_CONFIG5 register (address 19h) bit description...continued

15.16 WAKE_IDLE_LSB register (address 1Ah)

This register, along with WAKE_IDLE_MSB, sets the unsigned 12-bit WAKE mode idle

time (off time).

Note: The contents of this register are only meaningful when

SENS_CONFIG2[WAKE_PM[1:0]] = 1xb.

The counter period is nominally 312.5 µs/LSB, providing a range of 312.5 µs to 1.28

seconds. The idle time + measurement time (set by the WAKE mode decimation factor)

forms the measurement period (ODR–1) as described in the Section 15.13 register

description.

Bit

Name

WAKE_IDLE[7:0]

Reset

Access

R/W

Table 61. WAKE_IDLE_LSB register (address 1Ah) bit allocation

15.17 WAKE_IDLE_MSB register (address 1Bh)

Flexible Power Mode WAKE idle time MSB. The contents of this register are only

meaningful when

SENS_CONFIG2[WAKE_PM[1:0]] = 1xb.

FXLS8974CF

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 1 — 27 April 2021

52 / 96

FXLS8974CF датащи(PDF) 52 Page - NXP Semiconductors

FXLS8974CF датащи(HTML) 52 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

датащи скачать

ссылки URL