| поискавой системы для электроныых деталей |
|
MCP3461RT-E/ST датащи(PDF) 94 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3461RT-E/ST датащи(HTML) 94 Page - Microchip Technology |
|
94 / 118 page ![]() MCP3461/2/4R DS20006404C-page 94 2020-2021 Microchip Technology Inc. 8.5 CONFIG3 REGISTER Name Bits Address Cof CONFIG3 8 0x4 R/W REGISTER 8-5: CONFIG3: CONFIGURATION REGISTER 3 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 CONV_MODE[1:0] DATA_FORMAT[1:0] CRC_FORMAT EN_CRCCOM EN_OFFCAL EN_GAINCAL bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’ -n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown bit 7-6 CONV_MODE[1:0]: Conversion Mode Selection 11 = Continuous Conversion mode or continuous conversion cycle in Scan mode 10 = One-shot conversion or one-shot cycle in Scan mode; it sets ADC_MODE[1:0] to ‘10’ (standby) at the end of the conversion or at the end of the conversion cycle in Scan mode 0x = One-shot conversion or one-shot cycle in Scan mode’ it sets ADC_MODE[1:0] to ‘0x’ (ADC shutdown) at the end of the conversion or at the end of the conversion cycle in Scan mode (default) bit 5-4 DATA_FORMAT[1:0]: ADC Output Data Format Selection 11 = 32-bit (17-bit right justified data + Channel ID): CHID[3:0] + SGN extension (12 bits) + 16-bit ADC data; it allows overrange with the SGN extension 10 = 32-bit (17-bit right justified data): SGN extension (8-bit) + 16-bit ADC data; it allows overrange with the SGN extension 01 = 32-bit (16-bit left justified data): 16-bit ADC data + 0x0000 (16 bit); it does not allow overrange (ADC code locked to 0xFFFF or 0x8000) 00 = 16-bit (default ADC coding): 16-bit ADC data; it does not allow overrange (ADC code locked to 0xFFFF or 0x8000) bit 3 CRC_FORMAT: CRC Checksum Format Selection on Read Communications (it does not affect CRCCFG coding) 1 = 32-bit wide (CRC-16 followed by 16 zeros) 0 = 16-bit wide (CRC-16 only) (default) bit 2 EN_CRCCOM: CRC Checksum Selection on Read Communications (it does not affect CRCCFG calculations) 1 = CRC on communications enabled 0 = CRC on communications disabled (default) bit 1 EN_OFFCAL: Enable Digital Offset Calibration 1 = Enabled 0 = Disabled (default) bit 0 EN_GAINCAL: Enable Digital Gain Calibration 1 = Enabled 0 = Disabled (default) |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |