MCP3461RT-ESLASHST datasheet(9/118 Pages) MICROCHIP

9 / 118 page

 2020-2021 Microchip Technology Inc.

DS20006404C-page 9

MCP3461/2/4R

AC Performance

Signal-to-Noise and

Distortion Ratio

SINAD

96.9

97.2

—

AVDD =DVDD =VREF =3.3V

and TA = +25°C (Note 2)

95.4

95.8

—

AVDD =DVDD =3.3V,

VREF = 2.4V internal, bypass

capacitor 0.1 µF and

TA = +25°C (Note 2)

Signal-to-Noise Ratio

SNR

97.3

—

dBc

AVDD =DVDD =VREF =3.3V

and TA = +25°C (Note 2)

95.7

—

dBc

AVDD =DVDD =3.3V,

VREF = 2.4V internal, bypass

capacitor 0.1 µF and

TA = +25°C (Note 2)

Total Harmonic Distortion

THD

—

-116

-110

AVDD =DVDD =VREF =3.3V

and TA = +25°C, includes the

first 10 harmonics (Note 2)

—

-110

-105

AVDD =DVDD =3.3V,

VREF = 2.4V internal, bypass

capacitor 0.1 µF and

TA = +25°C, includes the first

10 harmonics (Note 2)

Spurious-Free Dynamic

Range

SFDR

110

120

—

dBc

AVDD =DVDD =VREF =3.3V

and TA = +25°C (Note 2)

107

112.5

—

dBc

AVDD =DVDD =3.3V,

VREF = 2.4V internal, bypass

capacitor 0.1 µF and

TA = +25°C (Note 2)

Input Channel Crosstalk

CTALK

—

-130

—

VIN = 0V, Perturbation = 0 dB at

50 Hz, applies to all

perturbation channels and all

input channels

AC Power Supply Rejection

Ratio

AC PSRR

—

-75 – 20 x LOG

(Gain)

—dB

VIN =0V, DVDD =3.3V,

AVDD = 3.3V + 0.3VP, 50 Hz

AC Common-Mode

Rejection Ratio

AC CMRR

—

-122

—

VINCOM = 0 dB at 50 Hz,

VIN =0V

ELECTRICAL CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, all parameters apply at AVDD = 2.7V to 3.6V, DVDD = 1.8V to AVDD +0.1V,

MCLK = 4.9152 MHz, VREF =AVDD, ADC_MODE[1:0] = 11. All other register map bits to their default conditions,

TA = -40°C to +125°C, VIN = -0.5 dBFS at 50 Hz.

Parameters

Sym.

Min.

Typ.

Max.

Units

Conditions

Note 1:

This parameter is ensured by design and not 100% tested.

This parameter is ensured by characterization and not 100% tested.

REFIN- must be connected to ground for single-ended measurements.

Full-Scale Range (FSR) = 2 x VREF/Gain.

This input impedance is due to the internal input sampling capacitor and frequency. This impedance is measured between

the two input pins of the channel selected with the input multiplexer.

Applies to all analog gains. Offset and gain errors depend on analog gain settings. See Section 2.0 “Typical

Performance Curves”.

INL is the difference between the endpoints line and the measured code at the center of the quantization band.

DIDD is measured while no transfer is present on the SPI bus.

An external buffer is recommended for external use.

10: Start-up time is the reaction time to the SPI command.

11: Settling time depends on bypass caps on REFIN+/OUT pin.

MCP3461RT-E/ST датащи(PDF) 9 Page - Microchip Technology

MCP3461RT-E/ST датащи(HTML) 9 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL