MCP3461RT-ESLASHST datasheet(65/118 Pages) MICROCHIP

65 / 118 page

 2020-2021 Microchip Technology Inc.

DS20006404C-page 65

MCP3461/2/4R

5.16.3

CAUSING DELAYED

RESET/RESTART

A third group of bits will generate a Reset and a Restart

that induce a new start-up delay (TADC_SETUP), so that

the internal analog operating points can be settled with

the new settings before the new conversion is started.

The Reset is immediate; the start-up timer is only

restarted after a period of two MCLK periods (necessary

to handle the Reset and to ensure that the Restart is

synchronous with the master clock). Overall, the delay

from the Reset to the actual Restart of the conversion

with the new settings is then 2 MCLK + TADC_SETUP.

This group includes: CONFIG0 and the RESERVED

registers at addresses: 0xB and 0xC. The CONFIG0

bits induce a start-up timer delay only if they are

changed to a new value. If they are overwritten with the

same value, they will generate an immediate Reset and

Restart. In Scan mode, the Reset and Restart feature

will just restart the current conversion for this group of

bits, the Scan cycle is not modified and not restarted.

This third group of bits will induce a start-up timer delay,

even when ADC_MODE[1:0] = 10 or if the ADC is in

Standby mode.

During the Reset and Restart sequence, the Reset is

immediate and resets the internal phases to the original

state, which can lead to a discontinuity in the clock out-

put frequency if the AMCLK clock output is enabled. The

Restart is synchronous with the AMCLK generation and

is effective only after two MCLK periods. The Restart

also generates a conversion start pulse (only after the

two MCLK periods or the two MCLK + TADC_SETUP

necessary for the Restart) if enabled, for the user to be

able to align the system with the exact start of the new

conversion.

Depending on the phase between the AMCLK and the

SPI commands, the 2-MCLK delay can turn into a

4-MCLK delay to ensure the proper synchronization of

the device. If very precise synchronization is required,

it is recommended to not change the register configu-

rations (i.e., not during conversions) or to use the

EN_STP = 1 setting so that the start of the conversions

can be clearly determined.

In MUX mode, the TIMER and SCAN registers do not

generate a Reset and Restart when written, except if

the SCAN register is modified to effectively enter into

Scan mode. In this case, the MUX mode is superseded

by the Scan mode immediately.

In Scan mode, a write access of the SCAN register,

during or between conversions within the Scan cycle,

will create a Reset and Restart of the whole Scan

sequence. Within the same conditions, a write access

on the TIMER register will not create a Reset and

Restart of the entire Scan sequence. However, during

the TTIMER_SCAN delay between Scan cycles, a write

on the SCAN register does not generate a Reset and a

Restart of the entire sequence. Within the same condi-

tions, a write on the TIMER register generates a Reset

and a Restart of the entire sequence.

MCP3461RT-E/ST датащи(PDF) 65 Page - Microchip Technology

MCP3461RT-E/ST датащи(HTML) 65 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL