XIO2001IPNP datasheet(122/144 Pages) TI

122 / 144 page

122

XIO2001

SCPS212I – MAY 2009 – REVISED JANUARY 2016

www.ti.com

Product Folder Links: XIO2001

Submit Documentation Feedback

Typical Application (continued)

Table 86. IRQ Interrupt to MSI Message Mapping (continued)

IRQ

INTERRUPT

1 MESSAGE

ENABLED

2 MESSAGES

ENABLED

4 MESSAGES

ENABLED

8 MESSAGES ENABLED

16 MESSAGES

ENABLED

IRQ10

MSI MSG #0

MSI MSG #2

MSI MSG #10

IRQ11

MSI MSG #0

MSI MSG #1

MSI MSG #3

MSI MSG #11

IRQ12

MSI MSG #0

MSI MSG #4

MSI MSG #12

IRQ13

MSI MSG #0

MSI MSG #1

MSI MSG #5

MSI MSG #13

IRQ14

MSI MSG #0

MSI MSG #2

MSI MSG #6

MSI MSG #14

IRQ15

MSI MSG #0

MSI MSG #1

MSI MSG #3

MSI MSG #7

MSI MSG #15

The MSI message format is compatible with the PCI Express request header format for 32-bit and 64-bit memory

write transactions. The system message and message number fields are included in bytes 0 and 1 of the data

payload.

9.2.1.2.1.7

PCI Bus Clocks

The bridge has seven PCI bus clock outputs and one PCI bus clock input. Up to six PCI bus devices are

supported by the bridge.

Terminal PCLK66_SEL selects the default operating frequency. This signal works in conjunction with terminal

M66EN to determine the final output frequency. When PCLK66_SEL is asserted high then the clock frequency

will be either 66-MHz or 33-MHz depending on the state of M66EN. When M66EN is asserted high then the clock

frequency will be 66-MHz, when M66EN is de-asserted the clock frequency will be 33-MHz. When PCLK66_SEL

is de-asserted then the clock frequency will be either 50-MHz or 25-MHz. When M66EN is asserted high then the

clock frequency will be 50-MHz, when M66EN is de-asserted the clock frequency will be 25-MHz. The clock

control register at offset D8h provides 7 control bits to individually enable or disable each PCI bus clock output

(see Clock Control Register). The register default is enabled for all 7 outputs.

The PCI bus clock (CLK) input provides the clock to the internal PCI bus core and serial IRQ core. When the

internal PCI bus clock source is selected, PCI bus clock output 6 (CLKOUT6) is connected to the PCI bus clock

input (CLK). When an external PCI bus clock source is selected, the external clock source is connected to the

PCI bus clock input (CLK). For external clock mode, all seven CLKOUT6:0 terminals must be disabled using the

clock control register at offset D8h (see Clock Control Register).

9.2.2 External EEPROM

Figure 28. External EEPROM

XIO2001IPNP датащи(PDF) 122 Page - Texas Instruments

XIO2001IPNP датащи(HTML) 122 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL