поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

XIO2001IPNP датащи(PDF) 88 Page - Texas Instruments

Click here to check the latest version.
номер детали XIO2001IPNP
подробное описание детали  XIO2001 PCI Express to PCI Bus Translation Bridge
PDF  144 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

XIO2001IPNP датащи(HTML) 88 Page - Texas Instruments

Back Button XIO2001IPNP Datasheet HTML 84Page - Texas Instruments XIO2001IPNP Datasheet HTML 85Page - Texas Instruments XIO2001IPNP Datasheet HTML 86Page - Texas Instruments XIO2001IPNP Datasheet HTML 87Page - Texas Instruments XIO2001IPNP Datasheet HTML 88Page - Texas Instruments XIO2001IPNP Datasheet HTML 89Page - Texas Instruments XIO2001IPNP Datasheet HTML 90Page - Texas Instruments XIO2001IPNP Datasheet HTML 91Page - Texas Instruments XIO2001IPNP Datasheet HTML 92Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 144 page
background image
88
XIO2001
SCPS212I – MAY 2009 – REVISED JANUARY 2016
www.ti.com
Product Folder Links: XIO2001
Submit Documentation Feedback
Copyright © 2009–2016, Texas Instruments Incorporated
Table 58. Serial IRQ Status Register Description (continued)
BIT
FIELD NAME
ACCESS
DESCRIPTION
4(1)
IRQ4
RCU
IRQ 4 asserted. This bit indicates that the IRQ4 has been asserted.
0 = Deasserted
1 = Asserted
3(1)
IRQ3
RCU
IRQ 3 asserted. This bit indicates that the IRQ3 has been asserted.
0 = Deasserted
1 = Asserted
2(1)
IRQ2
RCU
IRQ 2 asserted. This bit indicates that the IRQ2 has been asserted.
0 = Deasserted
1 = Asserted
1(1)
IRQ1
RCU
IRQ 1 asserted. This bit indicates that the IRQ1 has been asserted.
0 = Deasserted
1 = Asserted
0(1)
IRQ0
RCU
IRQ 0 asserted. This bit indicates that the IRQ0 has been asserted.
0 = Deasserted
1 = Asserted
8.4.76 Pre-Fetch Agent Request Limits Register
This register is used to set the Pre-Fetch Agent's limits on retrieving data using upstream reads. See Table 59
for a complete description of the register contents.
PCI register offset:
E8h
Register type:
Read/Clear
Default value:
0443h
BIT NUMBER
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
RESET STATE
0
0
0
0
0
1
0
0
0
1
0
0
0
0
1
1
(1)
These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.
Table 59. Pre-Fetch Agent Request Limits Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:12
RSVD
R
Reserved. Returns 0h when read.
11:8(1)
PFA_REQ_
CNT_LIMIT
RW
Request count limit. Determines the number of Pre-Fetch reads that takes place in each
burst.
4'h0 = Auto-prefetch agent is disabled.
4'h1 = Thread is limited to one buffer. No auto-prefetch reads will be generated.
4'h2:F = Thread will be limited to initial read and (PFA_REQ_CNT_LIMIT – 1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com