 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
XIO2001IPNP датащи(PDF) 53 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
XIO2001IPNP датащи(HTML) 53 Page - Texas Instruments |
|
|
53 / 144 page  53 XIO2001 www.ti.com SCPS212I – MAY 2009 – REVISED JANUARY 2016 Product Folder Links: XIO2001 Submit Documentation Feedback Copyright © 2009–2016, Texas Instruments Incorporated Table 21. Prefetchable Memory Base Register Description BIT FIELD NAME ACCESS DESCRIPTION 15:4 PREBASE RW Prefetchable memory base. Defines the lowest address of the prefetchable memory address range that determines when to forward memory transactions from one interface to the other. These bits correspond to address bits [31:20] in the memory address. The lower 20 bits are assumed to be 00000h. The prefetchable base upper 32 bits register (offset 28h, see Prefetchable Base Upper 32- Bit Register) specifies the bit [63:32] of the 64-bit prefetchable memory address. 3:0 64BIT R 64-bit memory indicator. These read-only bits indicate that 64-bit addressing is supported for this memory window. 8.4.22 Prefetchable Memory Limit Register This read/write register specifies the upper limit of the prefetchable memory addresses that the bridge forwards downstream. See Table 22 for a complete description of the register contents. PCI register offset: 26h Register type: Read-only, Read/Write Default value: 0001h BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 Table 22. Prefetchable Memory Limit Register Description BIT FIELD NAME ACCESS DESCRIPTION 15:4 PRELIMIT RW Prefetchable memory limit. Defines the highest address of the prefetchable memory address range that determines when to forward memory transactions from one interface to the other. These bits correspond to address bits [31:20] in the memory address. The lower 20 bits are assumed to be FFFFFh. The prefetchable limit upper 32 bits register (offset 2Ch, see Prefetchable Limit Upper 32- Bit Register) specifies the bit [63:32] of the 64-bit prefetchable memory address. 3:0 64BIT R 64-bit memory indicator. These read-only bits indicate that 64-bit addressing is supported for this memory window. 8.4.23 Prefetchable Base Upper 32-Bit Register This read/write register specifies the upper 32 bits of the prefetchable memory base register. See Table 23 for a complete description of the register contents. PCI register offset: 28h Register type: Read/Write Default value: 0000 0000h BIT NUMBER 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 RESET STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Table 23. Prefetchable Base Upper 32-Bit Register Description BIT FIELD NAME ACCESS DESCRIPTION 31:0 PREBASE RW Prefetchable memory base upper 32 bits. Defines the upper 32 bits of the lowest address of the prefetchable memory address range that determines when to forward memory transactions downstream. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
