поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

XRT75VL00D датащи(PDF) 44 Page - Exar Corporation

номер детали XRT75VL00D
подробное описание детали  E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  EXAR [Exar Corporation]
домашняя страница  http://www.exar.com
Logo EXAR - Exar Corporation

XRT75VL00D датащи(HTML) 44 Page - Exar Corporation

Back Button XRT75VL00D Datasheet HTML 40Page - Exar Corporation XRT75VL00D Datasheet HTML 41Page - Exar Corporation XRT75VL00D Datasheet HTML 42Page - Exar Corporation XRT75VL00D Datasheet HTML 43Page - Exar Corporation XRT75VL00D Datasheet HTML 44Page - Exar Corporation XRT75VL00D Datasheet HTML 45Page - Exar Corporation XRT75VL00D Datasheet HTML 46Page - Exar Corporation XRT75VL00D Datasheet HTML 47Page - Exar Corporation XRT75VL00D Datasheet HTML 48Page - Exar Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 92 page
background image
XRT75VL00D
E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER
REV. 1.0.3
39
0x03
Read
Only
D0
DMO
This bit is set to “1” every time the MTIP/MRing input
pins have not detected any bipolar pulses for 128
consecutive bit periods.
0
D1
RLOS
This bit is set to “1” every time the receiver declares
an LOS condition.
0
D2
RLOL
This bit is set to “1” every time when the receiver
declares a Loss of Lock condition.
0
D3
FL
This bit is set to “1” every time the FIFO in the Jitter
Attenuator is within 2 bit of underflow/overflow condi-
tion.
0
D4
ALOS
This bit is set to “1” every time the receiver declares
Analog LOS condition.
0
D5
DLOS
This bit is set to “1” every time the receiver declares
Digital LOS condition.
0
D6
PRBSLS
This bit is set to “1” every time the PRBS detects a bit
error.
0
0x04
R/W
D0
TxLEV
Writing a “1” to this bit disables the Transmit Build-out
circuit and writing a “0” enables the Transmit Build-out
circuit.
NOTE: See section 4.03 for detailed description.
0
D1
TxClkINV
Writing a “1” to this bit configures the transmitter to
sample the data on TPData/TNData input pins on the
rising edge of TxClk.
0
D2
TAOS
Setting this bit to “1” causes a continuous stream of
marks to be sent out at the TTIP and TRing pins.
0
D3
Reserved
This Bit Location is Not Used.
D4
INSPRBS
Writing a “1” to this bit causes the PRBS generator to
insert a single-bit error onto the transmit PRBS data
stream.
NOTE: PRBS Generator/Detector must be enabled
for this bit to have any effect.
0
D5
TxMON
When this bit is set to “1”, the driver monitor is con-
nected to its own transmit channel and monitors the
transmit driver. When a transmit failure is detected,
the DMO output will go high.
When this bit is “0”, MTIP and MRing can be con-
nected to other transmit channel for monitoring.
0
TABLE 16: REGISTER MAP DESCRIPTION
ADDRESS
(HEX)
TYPE
BIT LOCATION
SYMBOL
DESCRIPTION
DEFAULT
VALUE(BIN)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com