поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IP4856CX25/C датащи(PDF) 12 Page - Nexperia B.V. All rights reserved

номер детали IP4856CX25/C
подробное описание детали  SD 3.0-compliant memory card integrated dual voltage level translator with EMI filter and ESD protection
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NEXPERIA [Nexperia B.V. All rights reserved]
домашняя страница  https://www.nexperia.com/
Logo NEXPERIA - Nexperia B.V. All rights reserved

IP4856CX25/C датащи(HTML) 12 Page - Nexperia B.V. All rights reserved

Back Button IP4856CX25/C Datasheet HTML 8Page - Nexperia B.V. All rights reserved IP4856CX25/C Datasheet HTML 9Page - Nexperia B.V. All rights reserved IP4856CX25/C Datasheet HTML 10Page - Nexperia B.V. All rights reserved IP4856CX25/C Datasheet HTML 11Page - Nexperia B.V. All rights reserved IP4856CX25/C Datasheet HTML 12Page - Nexperia B.V. All rights reserved IP4856CX25/C Datasheet HTML 13Page - Nexperia B.V. All rights reserved IP4856CX25/C Datasheet HTML 14Page - Nexperia B.V. All rights reserved IP4856CX25/C Datasheet HTML 15Page - Nexperia B.V. All rights reserved IP4856CX25/C Datasheet HTML 16Page - Nexperia B.V. All rights reserved Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 22 page
background image
IP4856CX25_C
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2014. All rights reserved.
Product data sheet
Rev. 2 — 15 October 2014
11 of 21
NXP Semiconductors
IP4856CX25/C
SD 3.0-compliant memory card integrated dual voltage level translator
12. Dynamic characteristics
12.1 Voltage regulator
Table 11.
Voltage regulator
Tamb =25 C; unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Voltage regulator output pin: VLDO
tstartup(reg)
regulator start-up time
VCCA =1.8 V; VSUPPLY = 3.5 V;
Cext =1 F; see Figure 5
-
-
100
s
tf(o)
output fall time
VO(reg) = 2.9 V to 1.8 V;
SEL = LOW to HIGH; see Figure 4
--
1
ms
tr(o)
output rise time
VO(reg) = 1.8 V to 2.9 V;
SEL = HIGH to LOW; see Figure 4
-
-
100
s
Fig 4.
Regulator mode change timing
Measuring points: ENABLE signal at 0.5 VCCA and regulator output signal at 0.97 VO(reg).
Fig 5.
Regulator start-up time
001aah981
VI
GND
97 %
50 %
tstartup(reg)
VO(reg)
regulator
output
ENABLE
0 V



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com