IP4856CX25_C

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

Product data sheet

Rev. 2 — 15 October 2014

6 of 21

NXP Semiconductors

IP4856CX25/C

SD 3.0-compliant memory card integrated dual voltage level translator

8.2 Enable and direction control

The pin ENABLE enables/disables the internal Low DropOut (LDO) regulator and is used

to put the host-side and card-side I/O drivers into high-ohmic (3-state) mode.

[1]

H = HIGH; L = LOW; X = don’t care.

8.3 Integrated voltage regulator

The low dropout voltage regulator delivers supply voltage for the voltage translators and

the card-side input/output stages. It has to support 1.8 V and 3 V signaling modes as

stipulated in the SD 3.0 specification. The switching time between the two output voltage

modes is compliant with SD 3.0 specification. Depending on the signaling level at pin

[1]

H = HIGH; L = LOW; X = don’t care.

[2]

Host-side pins are not influenced by SEL.

Table 5.

I/O function control signal truth table

Control

Host side

Memory card side

Pin

Pin

Function

Pin

Function

DIR_CMD

H

CMD_H

input

CMD_SD

output

L

CMD_H

output

CMD_SD

input

DIR_0

H

DATA0_H

input

DATA0_SD

output

L

DATA0_H

output

DATA0_SD

input

DIR_1_3

H

DATA1_H

DATA2_H

DATA3_H

input

DATA1_SD

DATA2_SD

DATA3_SD

output

LDATA1_H

DATA2_H

DATA3_H

output

DATA1_SD

DATA2_SD

DATA3_SD

input

-

-

CLK_IN

input

CLK_SD

output

-

-

CLK_FB

output

-

-

DIR_CMD

X

CMD_H

high-ohmic

CMD_SD

high-ohmic

DIR_0

X

DATA0_H

high-ohmic

DATA0_SD

high-ohmic

DIR_1_3

X

DATA1_H

DATA2_H

DATA3_H

high-ohmic

DATA1_SD

DATA2_SD

DATA3_SD

high-ohmic

-

-

CLK_IN

input

CLK_SD

high-ohmic

-

-

CLK_IN

high-ohmic

-

-

Table 6.

SD card side voltage level control signal truth table

Input

Output

Function

H

X

1.8 V

DATA0_SD to DATA3_SD, CLK_SD

low supply voltage level (1.8 V typical)

L

< 1 V

2.9 V

DATA0_SD to DATA3_SD, CLK_SD

high supply voltage level (2.9 V typical)

>1.5 V

DATA0_SD to DATA3_SD, CLK_SD