поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9174 датащи(PDF) 39 Page - Analog Devices

номер детали AD9174
подробное описание детали  Dual, 16-Bit, 12.6 GSPS RF DAC and Direct Digital Synthesizer
PDF  164 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9174 датащи(HTML) 39 Page - Analog Devices

Back Button AD9174 Datasheet HTML 35Page - Analog Devices AD9174 Datasheet HTML 36Page - Analog Devices AD9174 Datasheet HTML 37Page - Analog Devices AD9174 Datasheet HTML 38Page - Analog Devices AD9174 Datasheet HTML 39Page - Analog Devices AD9174 Datasheet HTML 40Page - Analog Devices AD9174 Datasheet HTML 41Page - Analog Devices AD9174 Datasheet HTML 42Page - Analog Devices AD9174 Datasheet HTML 43Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 164 page
background image
Data Sheet
AD9174
Rev. A | Page 39 of 164
L RECEIVE LANES
(LATEST ARRIVAL)
L ALIGNED
RECEIVE LANES
0 CHARACTER ELASTIC BUFFER DELAY OF LATEST ARRIVAL
K = K28.5 CODE GROUP SYNCHRONIZATION COMMA CHARACTER
A = K28.3 LANE ALIGNMENT SYMBOL
F = K28.7 FRAME ALIGNMENT SYMBOL
R = K28.0 START OF MULTIFRAME
Q = K28.4 START OF LINK CONFIGURATION DATA
C = JESD204x LINK CONFIGURATION PARAMETERS
D = Dx.y DATA SYMBOL
4 CHARACTER ELASTIC BUFFER DELAY OF EARLIEST ARRIVAL
L RECEIVE LANES
(EARLIEST ARRIVAL)
K K K K K K K R D D
K K K R D D
D D A R Q C
C
D D A R Q C
C
D D A R D D
D D A R D D
K K K K K K K R D D
D D A R Q C
C
D D A R D D
Figure 60. Lane Alignment During ILAS
JESD204B Serial Link Establishment
A brief summary of the high speed serial link establishment
process for Subclass 1 is provided. See Section 5.3.3 of the
JESD204B specification document for complete details.
Step 1—Code Group Synchronization
Each receiver must locate /K/ (K28.5) characters in its input
data stream. After four consecutive /K/ characters are detected
on all link lanes, the receiver block deasserts the SYNCOUTx±
signals to the transmitter block at the receiver LMFC edge.
The transmitter captures the change in the SYNCOUTx±
signals and at a future transmitter LMFC rising edge, starts
the ILAS.
Step 2—Initial Lane Alignment Sequence
The main purposes of this phase are to align all the lanes of the
link and to verify the parameters of the link.
Before the link is established, write each of the link parameters
to the receiver device to designate how data is sent to the
receiver block.
The ILAS consists of four or more multiframes. The last character
of each multiframe is a multiframe alignment character, /A/.
The first, third, and fourth multiframes are populated with
predetermined data values. Section 8.2 of the JESD204B
specifications document describes the data ramp that is expected
during the ILAS. The deframer uses the final /A/ of each lane to
align the ends of the multiframes within the receiver. The second
multiframe contains an /R/ (K.28.0), /Q/ (K.28.4), and then data
corresponding to the link parameters. Additional multiframes
can be added to the ILAS if needed by the receiver. By default,
the AD9174 uses four multiframes in the ILAS (this can be
changed in Register 0x478). If using Subclass 1, exactly four
multiframes must be used.
After the last /A/ character of the last ILAS, multiframe data
begins streaming. The receiver adjusts the position of the /A/
character such that it aligns with the internal LMFC of the
receiver at this point.
Step 3—Data Streaming
In this phase, data is streamed from the transmitter block to the
receiver block.
Optionally, data can be scrambled. Scrambling does not start
until the first octet following the ILAS.
The receiver block processes and monitors the data it receives
for errors, including the following:
Bad running disparity (8-bit/10-bit error)
Not in table (8-bit/10-bit error)
Unexpected control character
Bad ILAS
Interlane skew error (through character replacement)
If any of these errors exist, they are reported back to the
transmitter in one of the following ways (see the JESD204B
Error Monitoring section for details):
SYNCOUTx± signal assertion: resynchronization
(SYNCOUTx± signals pulled low) is requested at each
error for the last two errors. For the first three errors, an
optional resynchronization request can be asserted when
the error counter reaches a set error threshold.
For the first three errors, each multiframe with an error in
it causes a small pulse on the respective SYNCOUTx± pins.
Errors can optionally trigger an interrupt request (IRQ)
event, which can be sent to the transmitter.
For more information about the various test modes for verifying
the link integrity, see the JESD204B Test Modes section.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com