 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
DSP56166ROM датащи(PDF) 23 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56166ROM датащи(HTML) 23 Page - Motorola, Inc |
|
|
23 / 63 page  PRELIMINARY - 6/15/93 13 DSP56166 Technical Data Sheet MOTOROLA Clock Figure 1. External Clock Timing AC Electrical Characteristics — Other Clock and PLL Operation Timing Clock Figure 2. Clocking Configurations a. Maximum DSP operating frequency. See Operating Conditions. b. An AC coupling capacitor is required on EXTAL if the levels are out of the normal CMOS level range (VILC>20% of Vdd or VIHC<70% of Vdd). Characteristics Min Max Unit PLL Output frequency 10 Max Fosca MHz EXTAL Input Clock Amplitude b 1 Vdd Vpp EXTAL PLL PLLE=1 PLLE=0 Fosc ID3-ID0 CLKO ÷ 2 internal phase PH0 at Fosc CS1-CS0 1000pF SXFC VDDS XFC1 0.01 µF GNDS 0.1 µF 100K Ω ÷ 1 to ÷ 16 VCO LF PFD YD7-YD0 ÷ 1 to ÷ 256 10nF Notes: 1. Must be a low leakage capacitor and must be located very close to the SXFC and VDDS pins. PD3-PD0 ÷ 20 to ÷ 215 PS=0 PS=1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
