L6751 datasheet(36/59 Pages) STMICROELECTRONICS

36 / 59 page

Output voltage monitoring and protection

L6751

36/59

Doc ID 023992 Rev 1

Output voltage monitoring and protection

The L6751 monitors the regulated voltage of both sections through pin VSEN and SVSEN in

order to manage OV and UV. The device shows different thresholds when in different opera-

tive conditions but the behavior in response to a protection event is still the same as

described below.

Protection is active also during soft-start while it is properly masked during DVID transitions

with an additional delay to avoid false triggering. OV protection is active during DVID with

threshold modified to 1.8 V unless offset has been commanded by SVI or PMBus: in this

case the fixed threshold is 2.4 V.

Table 13.

L6751 protection at a glance

7.1

Overvoltage

When the voltage sensed by VSEN and/or SVSEN surpasses the OV threshold, the control-

ler acts in order to protect the load from excessive voltage levels avoiding any possible

undershoot. To reach this target, a special sequence is performed as per the following list:

–

The reference performs a DVID transition down to 250 mV on the section which

triggered the OV protection.

–

The PWMs of the section which triggered the protection are switched between HiZ

and zero (ENDRV is kept high) in order to follow the voltage imposed by the DVID

on-going. This limits the output voltage excursion, protects the load and assures

no undershoot is generated (if Vout < 250 mV, the section is HiZ).

–

The PWMs of the non-involved section are set permanently to HiZ (ENDRV is kept

low) in order to realize a HiZ condition.

–

OSC/ FLT pin is driven high.

–

Power supply or EN pin cycling is required to restart operation.

If the cause of the failure is removed, the converter ends the transition with all PWMs in HiZ

state and the output voltage of the section which triggered the protection lower than 250 mV.

Section

Multi-phase

Single-phase

Overvoltage

(OV)

VSEN, SVSEN = +175 mV above reference.

Action: IC latch; LS = ON & PWMx = 0 (if applicable); other section:

HiZ.VR_READY of the latched section resets (only).

Undervoltage

(UV)

VSEN, SVSEN = 400 mV below reference. Active after Ref > 500 mV.

Action: IC latch; both sections HiZ. VR_READY of the latched section resets

(only).

Overcurrent (OC)

Current monitor across inductor DCR. Dual protection, per-phase and total.

Action: UV-Like. VR_READY of the latched section resets (only).

Dynamic VID

Protection masked with additional delay to prevent from false triggering.

L6751 датащи(PDF) 36 Page - STMicroelectronics

L6751 датащи(HTML) 36 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

датащи скачать

ссылки URL