PC87351 datasheet(74/86 Pages) NSC

74 / 86 page

11.0 Device Characteristics (Continued)

www.national.com

11.1.8

Input with TTL Schmitt Trigger

Symbol: INTS

11.1.9

Output, Totem-Pole Buffer

Symbol: Op/n

Output, Totem-Pole buffer that is capable of sourcing

p mA and sinking n mA

11.1.10 Output, Open-Drain Buffer

Symbol: ODn

Output, Open-Drain output buffer that is capable of sinking

n mA. Output from these signals is open-drain and cannot be

forced high.

Notes:

1. All pins are back-drive protected.

2. The following pins have a static pull-up resistor and therefore may have input leakage current (when VIN = VSS) of about

-250

µA: TBD

3. The following pins have a static pull-down resistor and therefore may have input leakage current (when VIN = VDD) of

about 200

µA: TBD

4. Output from SLCT, BUSY/WAIT (and PE if bit 2 of PP Confg0 Register is “0”) is open-drain in all SPP modes, except in

SPP Compatible mode when the setup mode is ECP-based FIFO and bit 4 of the Control2 parallel port register is 1.

Otherwise, output from these signals is level 2. External 4.7 KW pull-up resistors should be used.

5. Output from ACK, ERR (and PE if bit 2 of PP Confg0 Register is “1”) is open-drain in all SPP modes, except in SPP

Compatible mode when the setup mode is ECP-based FIFO and bit 4 of the Control2 parallel port register is 1. Other-

wise, output from these signals is level 2. External 4.7 KW pull-up resistors should be used.

6. IOH on pins P12 and P17 are driven for 10 nsec after the low-to-high transition.

7. Output from STB, AFD, INIT, SLIN is open-drain in all SPP modes, except in SPP Compatible mode when the setup

mode is ECP-based (FIFO). Otherwise, output from these signals is Level 2. External 4.7 K

Ω pull-up resistors should be

used.

8. Output from PD7-0 is open-drain in all SPP modes, except in SPP Compatible mode when the setup mode is ECP-based

(FIFO) and bit 4 of the Control2 parallel port register is 1. Otherwise, output from these signals is Level 2. External 4.7

Ω pull-up resistors should be used.

9. IOH is valid for a GPIO signals only when it is not configured as open-drain.

1. Not tested. Guaranteed by design.

Symbol Parameter

Conditions

Min

Max

Unit

VIH

Input High Voltage

2.0

VDD

VIL

Input Low Voltage

−0.5 1

0.8

IIL

Input Leakage Current

VIN = VDD

µA

VIN = VSS

−10

µA

Input Hysteresis

250

Symbol Parameter

Conditions

Min

Max

Unit

VOH

Output High Voltage

IOH = −p mA

2.4

VOL

Output Low Voltage

IOL = n mA

0.4

Symbol Parameter

Conditions

Min

Max

Unit

VOL

Output Low Voltage

IOL = n mA

0.4

PC87351 датащи(PDF) 74 Page - National Semiconductor (TI)

PC87351 датащи(HTML) 74 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

датащи скачать

ссылки URL