поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LAN91C111 датащи(PDF) 49 Page - Microchip Technology

номер детали LAN91C111
подробное описание детали  10/100 Non-PCI Ethernet Single Chip MAC PHY
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

LAN91C111 датащи(HTML) 49 Page - Microchip Technology

Back Button LAN91C111 Datasheet HTML 45Page - Microchip Technology LAN91C111 Datasheet HTML 46Page - Microchip Technology LAN91C111 Datasheet HTML 47Page - Microchip Technology LAN91C111 Datasheet HTML 48Page - Microchip Technology LAN91C111 Datasheet HTML 49Page - Microchip Technology LAN91C111 Datasheet HTML 50Page - Microchip Technology LAN91C111 Datasheet HTML 51Page - Microchip Technology LAN91C111 Datasheet HTML 52Page - Microchip Technology LAN91C111 Datasheet HTML 53Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 125 page
background image
 2011-2016 Microchip Technology Inc.
DS00002276A-page 49
LAN91C111
GPCNTRL - This bit is a general purpose output port. Its inverse value drives pin nCNTRL and it is typically connected
to a SELECT pin of the external PHY device such as a power enable. It can be used to select the signaling mode for
the external PHY or as a general purpose non-volatile configuration pin. Defaults low.
EXT PHY – External PHY Enabled.
This bit, when set (1):
a)
Enables the external MII.
b)
The Internal PHY is disabled and is disconnected (Tri-stated from the internal MII along with any sideband signals
(such as MDINT) going to the MAC Core).
When this bit is cleared (0 - Default):
a)
The internal PHY is enabled.
b)
The external MII pins, including the MII Management interface pins are tri-stated.
Reserved – Reserved bits.
8.12
Bank 1 - Base Address Register
This register holds the I/O address decode option chosen for the LAN91C111. It is part of the EEPROM saved setup
and is not usually modified during run-time.
A15 - A13 and A9 - A5 - These bits are compared against the I/O address on the bus to determine the IOBASE for the
LAN91C111‘s registers. The 64k I/O space is fully decoded by the LAN91C111 down to a 16 location space, therefore
the unspecified address lines A4, A10, A11 and A12 must be all zeros.
All bits in this register are loaded from the serial EEPROM. The I/O base decode defaults to 300h (namely, the high byte
defaults to 18h).
Reserved – Reserved bits.
Below chart shows the decoding of I/O Base Address 300h:
OFFSET
NAME
TYPE
SYMBOL
2
BASE ADDRESS
REGISTER
READ/WRITE
BAR
HIGH
BYTE
A15
A14
A13
A9A8A7
A6A5
000
110
00
LOW
BYTE
Reserved
Reserved
000
000
01
A15
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0000001
1
0
0
0
0
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com