поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AP0100CS датащи(PDF) 71 Page - ON Semiconductor

номер детали AP0100CS
подробное описание детали  High-Dynamic Range (HDR) Image Signal Processor (ISP)
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ONSEMI [ON Semiconductor]
домашняя страница  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

AP0100CS датащи(HTML) 71 Page - ON Semiconductor

Back Button AP0100CS Datasheet HTML 65Page - ON Semiconductor AP0100CS Datasheet HTML 66Page - ON Semiconductor AP0100CS Datasheet HTML 67Page - ON Semiconductor AP0100CS Datasheet HTML 68Page - ON Semiconductor AP0100CS Datasheet HTML 69Page - ON Semiconductor AP0100CS Datasheet HTML 70Page - ON Semiconductor AP0100CS Datasheet HTML 71Page - ON Semiconductor AP0100CS Datasheet HTML 72Page - ON Semiconductor AP0100CS Datasheet HTML 73Page - ON Semiconductor  
Zoom Inzoom in Zoom Outzoom out
 71 / 73 page
background image
AP0100CS/D Rev. 6, Pub. 1/16 EN
71
©Semiconductor Components Industries, LLC,2016.
AP0100CS HDR: Image Signal Processor (ISP)
Two-Wire Serial Register Interface
Figure 49:
Master Two Wire Serial Bus Timing Parameters (CCIM)
Notes:
1. All values referred to VIHmin = 0.9 VDD and VILmax = 0.1VDD levels. EXCLK = 27 MHz.
2. A device must internally provide a hold time of at least 300 ns for the M_SDATA signal to bridge the
undefined region of the falling edge of M_SCLK.
3. The maximum tHD;DAT has only to be met if the device does not stretch the LOW period (tLOW) of
the M_SCLK signal.
4. Cb = total capacitance of one bus line in pF.
Table 47:
Master Two-Wire Serial Bus Characteristics (CCIM)
Default Setup Conditions: fEXTCLK = 27 MHz; VDDIO_H = VDD_OTPM = 2.8V; VDD_REG = VDDIO_S = 1.8V; VDDA_DAC=
3.3V; VDD_DAC = 1.2V; TA = 25°C unless otherwise stated
Parameter
Symbol
Standard-Mode
Fast-Mode
Unit
Min
Max
Min
Max
M_SCLK Clock Frequency
fSCL
0
100
0
400
KHz
Hold time (repeated) START condition.
After this period, the first clock pulse is generated
tHD;STA
4.0
-
0.6
-
s
LOW period of the M_SCLK clock
tLOW
4.7
-
1.2
-
s
HIGH period of the M_SCLK clock
tHIGH
4.0
-
0.6
-
s
Set-up time for a repeated START condition
tSU;STA
4.7
-
0.6
-
s
Data hold time
tHD;DAT
02
3.453
00.93
s
Data set-up time
tSU;DAT
250
-
100
-
ns
Rise time of both M_SDATA and M_SCLK time (10-90%)
tr
-
1000
20 + 0.1Cb4
300
ns
Fall time of both M_SDATA and M_SCLK time (10-90%)
tf
-
300
20 + 0.1Cb4
300
ns
Set-up time for STOP condition
tSU;STO
4.0
-
0.6
-
s
Bus free time between a STOP and START condition
tBUF
4.7
-
1.3
-
s
Capacitive load for each bus line
Cb
-
400
-
400
pF
Serial interface input pin capacitance
CIN_SI
-
3.3
-
3.3
pF
M_SDATA max load capacitance
CLOAD_SD
-
30
-
30
pF
M_SDATA pull-up resistor
RSD
1.5
4.7
1.5
4.7
K
S
Sr
tSU;STO
tSU;STA
tHD;STA
tHIGH
tLOW
tSU;DAT
tHD;DAT
tf
SDATA
SCLK
P
S
tBUF
tr
tf
tr
tHD;STA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com