AP0100CS datasheet(70/73 Pages) ONSEMI

70 / 73 page

AP0100CS HDR: Image Signal Processor (ISP)

Two-Wire Serial Register Interface

AP0100CS/D Rev. 6, Pub. 1/16 EN

©Semiconductor Components Industries, LLC,2016.

Two-Wire Serial Register Interface

The electrical characteristics of the two-wire serial register interface (SCLK, SDATA) are

shown in Figure 48 and Table 46.

Figure 48:

Slave Two Wire Serial Bus Timing Parameters (CCIS)

Notes:

1. All values referred to VIHmin = 0.9 VDD and VILmax = 0.1VDD levels. EXCLK = 27 MHz.

2. A device must internally provide a hold time of at least 300 ns for the SDATA signal to bridge the

undefined region of the falling edge of SCLK.

3. The maximum tHD;DAT has only to be met if the device does not stretch the LOW period (tLOW) of

the SCLK signal.

4. Cb = total capacitance of one bus line in pF.

The electrical characteristics of the master two-wire serial register interface (M_SCLK,

M_SDATA) are shown in Figure 49 and Table 47.

Table 46:

Slave Two-Wire Serial Bus Characteristics (CCIS)

Default Setup Conditions: fEXTCLK = 27 MHz; VDDIO_H = VDD_OTPM = 2.8V; VDD_REG = VDDIO_S = 1.8V; VDDA_DAC=

3.3V; VDD_DAC = 1.2V; TA = 25°C unless otherwise stated

Parameter

Symbol

Standard-Mode

Fast-Mode

Unit

Min

Max

Min

Max

SCLK Clock Frequency

fSCL

100

400

KHz

Hold time (repeated) START condition.

After this period, the first clock pulse is generated

tHD;STA

4.0

0.6

s

LOW period of the SCLK clock

tLOW

4.7

1.3

s

HIGH period of the SCLK clock

tHIGH

4.0

0.6

s

Set-up time for a repeated START condition

tSU;STA

4.7

0.6

s

Data hold time

tHD;DAT

3.453

00.93

s

Data set-up time

tSU;DAT

250

100

Rise time of both SDATA and SCLK signals (10-90%)

1000

20 + 0.1Cb4

300

Fall time of both SDATA and SCLK signals (10-90%)

300

20 + 0.1Cb4

300

Set-up time for STOP condition

tSU;STO

4.0

0.6

s

Bus free time between a STOP and START

condition

tBUF

4.7

1.3

s

Capacitive load for each bus line

400

Serial interface input pin capacitance

CIN_SI

3.3

SDATA max load capacitance

CLOAD_SD

SDATA pull-up resistor

RSD

1.5

4.7

1.5

4.7

K

tSU;STO

tSU;STA

tHD;STA

tHIGH

tLOW

tSU;DAT

tHD;DAT

SDATA

SCLK

tBUF

tHD;STA

AP0100CS датащи(PDF) 70 Page - ON Semiconductor

AP0100CS датащи(HTML) 70 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

датащи скачать

ссылки URL