PC87365 datasheet(133/215 Pages) NSC

133 / 215 page

6.0 General-Purpose Input/Output (GPIO) Port (Continued)

133

www.national.com

6.4.2

GPIO Pin Event Routing (GPEVR) Register

This is a group of eight identical configuration registers, each of which is associated with one GPIO pin. The entire set is

mapped to the PnP configuration space. The mapping scheme is based on the GPSEL register, which functions as an index

register and the specific GPER register, which reflects the routing configuration of the currently selected pin. For details on

the GPSEL register, refer to the

Device Architecture and Configuration chapter.

This set of registers is applicable only for the enhanced GPIO port with event detection support. In the basic port, this register

set is reserved, returns 0 on read and has no effect on port functionality.

Location:

Device specific

Type:

R/W

6.4.3

GPIO Port Runtime Register Map

Bit

76543210

Name

Reserved

GPIO Event

to PWUREQ

Enable

GPIO Event

to SMI En-

able

GPIO Event

to IRQ En-

able

Reset

00000001

Bit

Description

7-3

Reserved.

GPIO Event to PWUREQ Enable. This bit is used to enable/disable the routing of the corresponding GPIO

detected event to PWUREQ.

0: Disabled (default)

1: Enabled

GPIO Event to SMI Enable. This bit is used to enable/disable the routing of the corresponding GIO detected

event to SMI.

0: Disabled (default)

1: Enabled

GPIO Event to IRQ Enable. This bit is used to enable/disable the routing of the corresponding GPIO detected

event to IRQ.

0: Disabled

1: Enabled (default)

Offset

Mnemonic

Type

Section

Device speciﬁc1

The location of this register is deﬁned in the

Device Architecture and Conﬁguration

chapter in Section 2.16.1.

GPDO

GPIO Data Out

R/W

6.4.4

Device speciﬁc1

GPDI

GPIO Data In

6.4.5

Device speciﬁc1

GPEVEN

GPIO Event Enable

R/W

6.4.6

Device speciﬁc1

GPEVST

GPIO Event Status

R/W1C

6.4.7

PC87365 датащи(PDF) 133 Page - National Semiconductor (TI)

PC87365 датащи(HTML) 133 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL