PC87365 datasheet(131/215 Pages) NSC

131 / 215 page

6.0 General-Purpose Input/Output (GPIO) Port (Continued)

131

www.national.com

Figure 21. GPIO Event Routing Mechanism

The GPEVST register is a general-purpose edge detector that may be used to reflect the event source pending status for

edge-triggered events.

The term

active edge refers to a change in a GPIO pin level that matches the Event Polarity bit (1 for rising edge and 0 for

falling edge).

Active level refers to the GPIO pin level that matches the Event Polarity bit (1 for high level and 0 for low level).

The corresponding bit of the GPEVST register is set by hardware whenever an active edge is detected regardless of any

other bit settings. Writing 1 to the Status bit clears it to 0. Writing 0 is ignored.

A GPIO pin is in event pending state if the corresponding bit of the GPEVEN register is set and either:

The Event Type is level and the pin is in active level, or

The Event Type is edge and the corresponding bit of the GPEVST register is set.

The target means of system notification is asserted if at least one GPIO pin is in event pending state.

The selection of the target means of system notification is determined by the GPEVR register. If IRQ is selected as one of the

means for the system notification, the specific IRQ line is determined by the IRQ selection procedure of the device configura-

tion. The assertion of any means of system notification is blocked when the GPIO functional block is deactivated.

If the output of a GPIO pin is enabled, it may be put in event pending state by the software when writing to the GPDO register.

A pending edge event may be cleared by clearing the corresponding GPEVST bit. However, a level event source may not

be released by software (except for disabling the source) as long as the pin is in active level. When level event is used, it is

recommended to disable the input debouncer.

Upon deactivation of the GPIO port, the GPEVST register is cleared and access to both the GPEVST and GPEVEN registers

is disabled. All system notification means including the target IRQ line are detached from the GPIO and de-asserted.

Before enabling any system notification, it is recommended to set the desired event configuration and then verify that the

status registers are cleared.

6.4

GPIO PORT REGISTERS

The register maps in this chapter use the following abbreviations for Type:

R/W = Read/Write.

R = Read from a speciﬁc address returns the value of a speciﬁc register. Write to the same address is to a different

W = Write.

RO = Read Only.

R/W1C = Read/Write 1 to Clear. Writing 1 to a bit clears it to 0. Writing 0 has no effect.

Event Pending Indicator

SMI

IRQ

Event

Routing

Logic

PWUREQ

Enable

IRQ

GPIO Pin Event Routing Register

Bit 2

Bit 1

Bit 0

Routed Events

from other GPIO Pins

Routing

PWUREQ

Enable

SMI

PC87365 датащи(PDF) 131 Page - National Semiconductor (TI)

PC87365 датащи(HTML) 131 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL