STA400A datasheet(27/117 Pages) STMICROELECTRONICS

27 / 117 page

27/117

STA400A

2REGISTER MAP

Table 1. Register Classes

pr:

Event counter. (increments if input =1 and will be reset after read access to preset value)

pri:

Event counter like pr-register, plus trigger output signal if maximum is arrived.

wrt: Write and read register plus trigger output signal when write access.

rt:

Read only register plus trigger output signal when read access.

int:

This register class always consists out of a status and mask register. The status register stores interrupt

signals from CDEC. The mask registers determines if an interrupt signal should generate an irq_out signal

or not.

trt:

A transparent register does not exists physically in the register map. The register map pipelines the

information to the CDEC register. The register operates as a normal write/read register in the register

map.

Note:The pr and rt register classes must be read with the random address read mode only. Sequential read

mode is not allowed.

Table 2. Base Address List

Abbreviations

Name of Register Class

write and read

read

read plus en-trigger

preset when read

pri

preset when read plus trigger signal

wrt

write and read plus trigger signal

int

interrupt register pair

trt

transparent

Base Address (hex)

Block

Satellite Demodulators (SatDem1 + SatDem2)

Terrestrial Demodulator (Section 1)

TDM (Section 1)

FEC

IF Sampling and Control Interface

PC Bitstream Interface

TDM (Section 2)

Terrestrial Demodulator (Section 2)

STA400A датащи(PDF) 27 Page - STMicroelectronics

STA400A датащи(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL