 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
DP8430V датащи(PDF) 49 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
DP8430V датащи(HTML) 49 Page - National Semiconductor (TI) |
|
|
49 / 56 page  130 AC Timing Parameters (Continued) Unless otherwise stated VCC e 50V g10% 0 C k TA k 70 C the output load capacitance is typical for 4 banks of 18 DRAMs per bank including trace capacitance (Note 2) Two different loads are specified CL e 50 pF loads on all outputs except CL e 150 pF loads on Q0–8 9 10 and WE or CH e 50 pF loads on all outputs except CH e 125 pF loads on RAS0–3 and CAS0–3 and CH e 380 pF loads on Q0–8 9 10 and WE Mode 1 Access DP8430V31V32V-33 Number Symbol Parameter Description CL CH Min Max Min Max 400a tSADSCK1 ADS Asserted Setup to CLK High 9 9 400b tSADSCKW ADS Asserted Setup to CLK (to Guarantee Correct WAIT 19 19 or DTACK Output Doesn’t Apply for DTACK0) 401 tSCSADS CS Setup to ADS Asserted 4 4 402 tPADSRL ADS Asserted to RAS Asserted 20 24 403a tPADSCL0 ADS Asserted to CAS Asserted 70 77 (tRAH e 15 ns tASC e 0 ns) 403b tPADSCL1 ADS Asserted to CAS Asserted 80 87 (tRAH e 15 ns tASC e 10 ns) 403c tPADSCL2 ADS Asserted to CAS Asserted 80 87 (tRAH e 25 ns tASC e 0 ns) 403d tPADSCL3 ADS Asserted to CAS Asserted 90 97 (tRAH e 25 ns tASC e 10 ns) 404 tSADDADS Row Address Valid Setup to ADS 611 Asserted to Guarantee tASR e 0ns 405 tHCKADS ADS Negated Held from CLK High 0 0 406 tSWADS WAITIN Asserted Setup to ADS Asserted to Guarantee DTACK00 0 Is Delayed 407 tSBADAS Bank Address Setup to ADS Asserted 6 6 408 tHASRCB Row Column Bank Address Held from 66 ADS Asserted (Using On-Chip Latches) 409 tSRCBAS Row Column Bank Address Setup to 11 ADS Asserted (Using On-Chip Latches) 410 tWADSH ADS Negated Pulse Width 12 17 411 tPADSD ADS Asserted to DTACK Asserted 29 29 (Programmed as DTACK0) 412 tSWINADS WIN Asserted Setup to ADS Asserted (to Guarantee CAS Delayed during b 10 b 10 Writes Accesses) 413 tPADSWL0 ADS Asserted to WAIT Asserted 19 19 (Programmed as WAIT0 Delayed Access) 414 tPADSWL1 ADS Asserted to WAIT Asserted 22 22 (Programmed WAIT 12 or 1) 415 tPCLKDL1 CLK High to DTACK Asserted (Programmed as DTACK0 27 27 Delayed Access) 416 AREQ Negated to ADS Asserted to Guarantee tASR e 0ns 27 29 (Non Interleaved Mode Only) 417 tPADSCV0 ADS Asserted to Column Address Valid 51 60 (tRAH e 15 ns tASC e 0 ns) 49 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
