LXT970ATC datasheet(71/74 Pages) INTEL

71 / 74 page

Dual-Speed Fast Ethernet Transceiver — LXT970A

Datasheet

Table 55. Configuration Register (Address 19, Hex 13)

Bit

Name

Description

Type 1

Default

19.15

Reserved

Write as 0; ignore on read.

R/W

N/A

19.14

Txmit Test

(100BASE-TX)

1 = 100BASE-T transmit test enabled, LXT970A transmits data

regardless of link status. This function is the analog of the link test

function (19.8) for 100BASE-TX.

0 = Normal operation.

R/W

19.13

Repeater Mode

1 = Enable Repeater Mode.

0 = Enable DTE Mode.

R/W

Note 2

19.12

MDIO_INT

1 = Enable interrupt signaling on MDIO (if 17.1 = 1).

0 = Normal operation (MDIO Interrupt disabled).

Bit is ignored unless the interrupt function is enabled

(17.1 = 1).

R/W

19.11

TP Loopback

(10BASE-T)

1 = Disable 10BT TP Loopback. Data transmitted by the MAC will not

loopback to the RXD, RX_DV, and CRS pins.

0 = Enable 10BT TP Loopback - Preamble, SFD, and data are directly

looped back to the MII.

R/W

19.10

SQE

(10BASE-T)

1 = Enable SQE.

0 = Disable SQE (Default).

R/W

19.9

Jabber

(10BASE-T)

1 = Disable jabber.

0 = Normal operation (jabber enabled).

R/W

19.8

Link Test

(10BASE-T)

1 = Disable 10BASE-T link integrity test.

0 = Normal operation (10BASE-T link integrity test enabled).

R/W

Note 3

19.7:6

LEDC

Programming bits

Determine condition indicated by LEDC.

bit 7 bit 6

Description

LEDC indicates collision

LEDC is off

LEDC indicates activity.

LEDC is continuously on (for diagnostic use).

R/W

0,0

19.5

Advance TX Clock

1 = TX clock is advanced relative to TXD<4:0> and TX_ER by 1/2

TX_CLK cycle.

0 = Normal operation.

R/W

19.4

5B Symbol/

(100BASE-X only)

4B Nibble

1 = 5-bit Symbol Mode (Bypass encoder/decoder);

RXD<4:0> symbol data is not aligned.

0 = 4-bit Nibble Mode (Normal operation).

R/W

Note 4

19.3

Scrambler

(100BASE-X only)

1 = Bypass transmit scrambler and receive descrambler.

0 = Normal operation (scrambler and descrambler enabled).

In FX mode, the LXT970A automatically bypasses the Scrambler.

Selecting Scrambler bypass in FX mode causes the LXT970A to also

bypass the 4B/5B encoder and enable Symbol mode MII operation.

R/W

Note 5

1. R/W = Read/Write

2. The default value of bit 19.13 is determined by pin MF1.

3. If auto-negotiation is disabled, the default value of bit 19.8 is determined by pin CFG1. If auto-neg is enabled, the default

value of bit 19.8 = 0.

4. The default value of bit 19.4 is determined by pin MF2 Operation.

5. The default value of bit 19.3 is determined by pin MF3 Operation.

6. If auto-negotiation is disabled, default value of bit 19.2 is determined by pin MF4. If auto-negotiation is enabled, default value

of bit 19.2 = 0.

LXT970ATC датащи(PDF) 71 Page - Intel Corporation

LXT970ATC датащи(HTML) 71 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

датащи скачать

ссылки URL