поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LXT970ATC датащи(PDF) 70 Page - Intel Corporation

номер детали LXT970ATC
подробное описание детали  Dual-Speed Fast Ethernet Transceiver
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

LXT970ATC датащи(HTML) 70 Page - Intel Corporation

Back Button LXT970ATC Datasheet HTML 66Page - Intel Corporation LXT970ATC Datasheet HTML 67Page - Intel Corporation LXT970ATC Datasheet HTML 68Page - Intel Corporation LXT970ATC Datasheet HTML 69Page - Intel Corporation LXT970ATC Datasheet HTML 70Page - Intel Corporation LXT970ATC Datasheet HTML 71Page - Intel Corporation LXT970ATC Datasheet HTML 72Page - Intel Corporation LXT970ATC Datasheet HTML 73Page - Intel Corporation LXT970ATC Datasheet HTML 74Page - Intel Corporation  
Zoom Inzoom in Zoom Outzoom out
 70 / 74 page
background image
LXT970A — Dual-Speed Fast Ethernet Transceiver
70
Datasheet
Table 53. Interrupt Enable Register (Address 17, Hex 11)
Bit
Name
Description
Type 1
Default
17.15:4
Reserved
Write as 0; ignore on read.
R/W
N/A
17.3
MIIDRVLVL
1 = Reduced MII driver levels. Pull-down strength of the MII driver is
reduced by a factor of 10, and the pull-up strength is reduced by a factor
of 8. Reduced driver levels on the MII I/O pins are recommended for
managed multi-port applications.
0 = High-strength MII driver levels that can effectively source 50 - 60 mA.
Series termination resistors (55
Ω) are recommended on all output
signals when using this level to avoid undershoot or overshoot.
R/W
0
17.2
LNK
CRITERIA
1 = Enhanced link loss criteria. Link loss criteria is independent of symbol
error rate. Loss of scrambler lock for more than 1 - 2 msec will brings the
link down. Link up criteria is based on symbol error rate.
0 = Standard link criteria. Both link up and link loss are based on symbol
error rate.
R/W
0
17.1
INTEN
1 = Enable interrupts. Must be enabled for bit 17.0 or 19.12 to be
effective.
0 = Disable interrupts.
R/W
0
17.0
TINT
1 = Forces MDINT Low and sets bit 18.15 = 1. Also forces interrupt
pulse on MDIO when bit 19.12 = 1.
0 = Normal operation.
This bit is ignored unless the interrupt function is enabled (17.1 = 1).
R/W
0
1. R/W = Read /Write
Table 54. Interrupt Status Register (Address 18, Hex 12)
Bit
Name
Description
Type 1
Default
18.15
MINT
1 = Indicates MII interrupt pending.
0 = Indicates no MII interrupt pending. This bit is cleared by reading
Register 1 followed by reading Register 18.
RO
N/A
18.14
XTALOK
1 = Indicates that the LXT970A is fully powered up and the on-chip clocks
are stable.
0 = Indicates that XTAL circuit is not stable.
RO
0
18.13:0
Reserved
Ignore
RO
0
1. RO = Read Only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com