| поискавой системы для электроныых деталей |
|
LXT970ATC датащи(PDF) 14 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
LXT970ATC датащи(HTML) 14 Page - Intel Corporation |
|
14 / 74 page ![]() LXT970A — Dual-Speed Fast Ethernet Transceiver 14 Datasheet Table 7. LXT970A Hardware Control Interface Signal Descriptions Pin#1 Pin Name I/O2 Signal Description3 8 7 6 5 4 MF0 MF1 MF2 MF3 MF4 I Multi-Function (MF). Five dual-function configuration inputs. Each pin accepts one of four input voltage levels (VMF1 = 5V, VMF2 = 3.5V, VMF3 = 1.5V, VMF4 = 0V). A simple resistor divider network, as shown in Figure 20 on page 45, is required to establish Mid-level (VMF2 and VMF3) settings. VMF1 and VMF4 (default) settings, can be established with the LXT970A standard power supply and do not require a voltage divider. One voltage divider may be used to drive the MF pins in designs using multiple LXT970A’s. Each MF pin internally drives two different configuration functions. The first function determines the 5-bit address that the LXT970A responds to on the MDIO line. The second function determines a particular operational mode of the LXT970A. Each MF pin also determines the state of a particular bit in the MII registers. The MDDIS input determines if this effect occurs only at initialization (MDDIS = 0) or continuously (MDDIS = 1). The relationship between the input levels and the two configuration functions are shown in Table 8 on page 16 and Table 9 on page 17. The operating functions of MF4, CFGO, and CFG1 change depending on the state of MF0 (Auto-Negotiation enabled or disabled). The functions of MF4, CFG1 and FDE are interrelated. The functions of the five MF inputs are as follows: 1. Pin numbers apply to all package types. 2. I/O Column Coding: I = Input, O = Output, OD = Open Drain, A = Analog. 3. FDE, CFG0, and CFG1 are affected by the MDDIS input pin. When MDDIS = 0, these inputs determine only the initial state of the function they control. When MDDIS = 1, these inputs provide continuous hardware control over their corresponding functions. Pin MII Address MII Bit Operating Function MF0 0 0.12 Auto-Negotiation MF1 1 19.13 Repeater Mode (Disabling DTE Mode) MF2 2 19.4 5B Symbol Mode (Disabling 4B Nibble Mode) MF3 3 19.3 Scrambler Operation (Disabling Scrambler) MF4 4 4.7 4.8 Auto-Negotiation Enabled - Advertise 100 Mbps 19.2 Auto-Negotiation Disabled - Selects TX/FX |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |