поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HDMP-1012 датащи(PDF) 11 Page - Agilent(Hewlett-Packard)

номер детали HDMP-1012
подробное описание детали  4Low Cost Gigabit Rate Transmit/Receive Chip Set
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  HP [Agilent(Hewlett-Packard)]
домашняя страница  http://www.home.agilent.com
Logo HP - Agilent(Hewlett-Packard)

HDMP-1012 датащи(HTML) 11 Page - Agilent(Hewlett-Packard)

Back Button HDMP-1012 Datasheet HTML 7Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 8Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 9Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 10Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 11Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 12Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 13Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 14Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 15Page - Agilent(Hewlett-Packard) Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 42 page
background image
583
HDMP-1014 (Rx) Timing
Figure 7 is the Rx timing diagram
when the internal PLL is locked to
the incoming serial data. The
BCLK’s frequency is the same as
the input data rate. The size of
the input data frame can be either
20 bits or 24 bits, depending on
the setting of M20SEL.
Independent of the frame size,
STBROUT’s falling edge is aligned
to the data frame’s boundary,
while the rising edge is in the
center of the data frame.
The synchronous outputs, D00-
D19, LINKRDY*, DAV*, CAV*,
FF, ERROR, and FLAG, are
updated for every data frame,
with a delay of td1 after the falling
edge of STRBOUT. There is a
latency delay of two frames from
the input of the serial data frame
to the update of the synchronous
outputs.
The state machine outputs,
STAT0, and STAT1, appear with
the falling edge of STRBOUT after
a delay of td2. These outputs are
updated once every 128 frames.
HDMP-1014 (Rx) Timing Characteristics
Tc = 0
°C to +85°C
Symbol
Parameter
Units
Min.
Typ.
Max.
td1
Synchronous Output Delay
nsec
2.0
td2
State Machine Output Delay
nsec
4.0
Figure 7. HDMP-1014 (Rx) Timing Diagram.
td2
td1
D-FIELD
C-FIELD
D00 - D19
LINKRDY*
DAV*, CAV*
FF, ERROR
FLAG
STRBOUT
DIN
BCLK
STAT1
STAT0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com