LPC1547JBD48 datasheet(33/99 Pages) NXP

33 / 99 page

LPC15XX

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1 — 19 February 2014

33 of 99

NXP Semiconductors

LPC15xx

32-bit ARM Cortex-M3 microcontroller

8.21 C_CAN

Controller Area Network (CAN) is the definition of a high performance communication

protocol for serial data communication. The C_CAN controller is designed to provide a full

implementation of the CAN protocol according to the CAN Specification Version 2.0B. The

C_CAN controller can build powerful local networks with low-cost multiplex wiring by

supporting distributed real-time control with a high level of reliability.

The C_CAN functions are movable functions and are assigned to pins through the switch

matrix. Do not connect C_CAN functions to the open-drain pins PIO0_22 and PIO0_23.

8.21.1 Features

• Conforms to protocol version 2.0 parts A and B.

• Supports bit rate of up to 1 Mbit/s.

• Supports 32 Message Objects.

• Each Message Object has its own identifier mask.

• Provides programmable FIFO mode (concatenation of Message Objects).

• Provides maskable interrupts.

• Supports Disabled Automatic Retransmission (DAR) mode for time-triggered CAN

applications.

• Provides programmable loop-back mode for self-test operation.

8.22 PWM/timer/motor control subsystem

The SCTimer/PWMs (State Configurable Timer/Pulse Width Modulators) and the analog

peripherals support multiple ways of interconnecting their inputs and outputs and of

interfacing to the pins and the DMA controller. Using the highly flexible and programmable

connection scheme makes it easy to configure various subsystems for motor control and

complex timing and tracking applications. Specifically, the inputs to the SCTs and the

trigger inputs of the ADCs and DMA are selected through the input mux which offers a

choice of many possible sources for each input or trigger. SCT outputs are assigned to

pins through the switch matrix allowing for many pinout solutions.

8.22.1 SCtimer/PWM subsystem

The SCTimer/PWMs can be configured to build a PWM controller with multiple outputs by

programming the MATCH and MATCHRELOAD registers to control the base frequency

and the duty cycle of each SCTimer/PWM output. More complex waveforms that span

multiple counter cycles or change behavior across or within counter cycles can be

generated using the state capability built into the SCTimer/PWMs.

Combining the PWM functions with the analog functions, the PWM output can react to

control signals like comparator outputs or the ADC interrupts. The SCT IPU adds

emergency shut-down functions and pre-processing of controlling events. For an overview

of the PWM subsystem, see Figure 12 “PWM-Analog subsystem”.

For high-speed PWM functionality, use only outputs that are fixed-pin functions to

minimize pin-to-pin differences in output skew. See also Table 22 “SCT output dynamic

characteristics”. This reduces the number of PWM outputs to five for each large SCT.

LPC1547JBD48 датащи(PDF) 33 Page - NXP Semiconductors

LPC1547JBD48 датащи(HTML) 33 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

датащи скачать

ссылки URL