SPC5644AF0MLU2 datasheet(133/138 Pages) FREESCALE

133 / 138 page

MPC5644A Microcontroller Data Sheet, Rev. 7

Freescale Semiconductor

133

Rev. 4

08/2010

Updates to Nexus timings:

•tMDOV max value changed to 0.35 (was 0.2)

•tMSEOV max value changed to 0.35 (was 0.2)

•tEVTOV max value changed to 0.35 (was 0.2)

Updates to DC electrical specifications:

•VSTBY min value changed to 0.95 V (was 0.9 V)

•VSTBY has two ranges—for regulated mode and unregulated mode

Correction to PLLMRFM electrical specifications:

•VDDPLL range is from 1.08 V to 3.6 V (was 3.0 V to 3.6 V.

Updates to pad AC specifications:

• Specs with drive load = 200 pF deleted. DSC (drive strength control) values range from

10 – 50 pF.

• I/O pad average IDDE specifications updated (fast pad specs only)

• I/O pad VRC33 average IDDE specifications (fast pad specs only)

Updates to Reset and configuration pin timings:

• Footnote added: RESET pulse width is measured from 50% of the falling edge to 50%

of the rising edge.

• Timings are specified at VDD = 1.14 V to 1.32 V (was 1.08 V to 1.32 V).

Updates to EBI timings:

• Note added to tAAI: When CAL_TS is used as CAL_ALE the hold time is 1 ns instead

of 1.5 ns.

• Correction: maximum calibration bus interface operating frequency is 66 MHz for all

port configurations.

• VDDE range in footnote 1 corrected to read, “External Bus and Calibration bus timing

specified at fSYS = 150 MHz and 100 MHz, VDD = 1.14 V to 1.32 V, VDDE = 3 V to 3.6

V (unless stated otherwise)” (VDDE range was 1.62 V to 3.6 V)

Correction to IEEE 1149.1 timings:

• SRC value in footnote 1 corrected to read, “JTAG timing specified at VDD = 1.14 V to

1.32 V, VDDEH = 4.5 V to 5.5 V with multi-voltage pads programmed to Low-Swing

mode, TA = TL to TH, and CL = 30 pF with DSC = 0b10, SRC = 0b11.” (SRC value was

0b00)

Correction to External interrupt timing (IRQ pin) timings:

• Timings are specified at VDD = 1.14 V to 1.32 V (was 1.08 V to 1.32 V).

Update to DSPI timings:

• Some of the timing parameters can vary depending on the value of VDDE. For these

parameters, ranges are now defined for two ranges of VDDE.

Table 53. Revision history (continued)

Revision

Date

Substantive changes

SPC5644AF0MLU2 датащи(PDF) 133 Page - Freescale Semiconductor, Inc

SPC5644AF0MLU2 датащи(HTML) 133 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL