SPC5644AF0MLU2 datasheet(8/138 Pages) FREESCALE

8 / 138 page

MPC5644A Microcontroller Data Sheet, Rev. 7

Freescale Semiconductor

1.4.5

Memory protection unit (MPU)

The Memory Protection Unit (MPU) provides hardware access control for all memory references generated in a device. Using

preprogrammed region descriptors, which define memory spaces and their associated access rights, the MPU concurrently

monitors all system bus transactions and evaluates the appropriateness of each transfer. Memory references with sufficient

access control rights are allowed to complete; references that are not mapped to any region descriptor or have insufficient rights

are terminated with a protection error response.

The MPU has these major features:

•

Support for 16 memory region descriptors, each 128 bits in size

— Specification of start and end addresses provide granularity for region sizes from 32 bytes to 4 GB

— MPU is invalid at reset, thus no access restrictions are enforced

— Two types of access control definitions: processor core bus master supports the traditional {read, write, execute}

permissions with independent definitions for supervisor and user mode accesses; the remaining non-core bus

masters (eDMA, FlexRay, and EBI1) support {read, write} attributes

— Automatic hardware maintenance of the region descriptor valid bit removes issues associated with maintaining a

coherent image of the descriptor

— Alternate memory view of the access control word for each descriptor provides an efficient mechanism to

dynamically alter the access rights of a descriptor only1

— For overlapping region descriptors, priority is given to permission granting over access denying as this approach

provides more flexibility to system software

•

Support for two XBAR slave port connections (SRAM and PBRIDGE)

— For each connected XBAR slave port (SRAM and PBRIDGE), MPU hardware monitors every port access using

the pre-programmed memory region descriptors

— An access protection error is detected if a memory reference does not hit in any memory region or the reference

is flagged as illegal in all memory regions where it does hit. In the event of an access error, the XBAR reference

is terminated with an error response and the MPU inhibits the bus cycle being sent to the targeted slave device

— 64-bit error registers, one for each XBAR slave port, capture the last faulting address, attributes, and detail

information

1.4.6

FMPLL

The FMPLL allows the user to generate high speed system clocks from a 4 MHz to 40 MHz crystal oscillator or external clock

generator. Further, the FMPLL supports programmable frequency modulation of the system clock. The PLL multiplication

factor, output clock divider ratio are all software configurable. The PLL has the following major features:

•

Input clock frequency from 4 MHz to 40 MHz

•

Reduced frequency divider (RFD) for reduced frequency operation without forcing the PLL to relock

•

Three modes of operation

— Bypass mode with PLL off

— Bypass mode with PLL running (default mode out of reset)

— PLL normal mode

•

Each of the three modes may be run with a crystal oscillator or an external clock reference

•

Programmable frequency modulation

— Modulation enabled/disabled through software

— Triangle wave modulation up to 100 kHz modulation frequency

— Programmable modulation depth (0% to 2% modulation depth)

— Programmable modulation frequency dependent on reference frequency

1. EBI not available on all packages and is not available, as a master, for customer.

SPC5644AF0MLU2 датащи(PDF) 8 Page - Freescale Semiconductor, Inc

SPC5644AF0MLU2 датащи(HTML) 8 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL