| поискавой системы для электроныых деталей |
|
SPC5644AF0MLU2 датащи(PDF) 58 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
SPC5644AF0MLU2 датащи(HTML) 58 Page - Freescale Semiconductor, Inc |
|
58 / 138 page ![]() MPC5644A Microcontroller Data Sheet, Rev. 7 Freescale Semiconductor 58 DSPI_C_SOUT_LVDS- DSPI_C_SOUT_LVDS+ DSPI LVDS pair used for DSPI_C TSB mode transmission PCS_B[0] PCS_C[0] PCS_D[0] DSPI_B - DSPI_D Peripheral chip select when device is in master mode—slave select when used in slave mode PCS_B[1:5] PCS_C[1:5] PCS_D[1:5] DSPI_B - DSPI_D Peripheral chip select when device is in master mode—not used in slave mode SCK_B SCK_C SCK_D DSPI_B - DSPI_D DSPI clock—output when device is in master mode; input when in slave mode SIN_B SIN_C SIN_D DSPI_B - DSPI_D DSPI data in SOUT_B SOUT_C SOUT_D DSPI_B - DSPI_D DSPI data out ADDR[10:31] EBI The ADDR[10:31] signals specify the physical address of the bus transaction. The 26 address lines correspond to bits 3-31 of the EBI’s 32-bit internal address bus. ADDR[15:31] can be used as Address and Data signals when configured appropriately for a multiplexed external bus. This allows 32-bit data operations, or 16-bit data operations without using DATA[0:15] signals. ALE EBI The Address Latch Enable (ALE) signal is used to demultiplex the address from the data bus. It is asserted while the least significant 16 bits of the address are present in the multiplexed address/data bus. BDIP EBI BDIP is asserted to indicate that the master is requesting another data beat following the current one. CS[0:3] EBI CSx is asserted by the master to indicate that this transaction is targeted for a particular memory bank on the Primary external bus. DATA[0:31] EBI The DATA[0:31] signals contain the data to be transferred for the current transaction. OE EBI OE is used to indicate when an external memory is permitted to drive back read data. External memories must have their data output buffers off when OE is negated. OE is only asserted for chip-select accesses. RD_WR EBI RD_WR indicates whether the current transaction is a read access or a write access. Table 5. Signal details (continued) Signal Module or Function Description |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |