поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

VMV3 датащи(PDF) 147 Page - Microsemi Corporation

номер детали VMV3
подробное описание детали  Military ProASIC3/EL Low Power Flash FPGAs with Flash*Freeze Technology
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROSEMI [Microsemi Corporation]
домашняя страница  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

VMV3 датащи(HTML) 147 Page - Microsemi Corporation

Back Button VMV3 Datasheet HTML 143Page - Microsemi Corporation VMV3 Datasheet HTML 144Page - Microsemi Corporation VMV3 Datasheet HTML 145Page - Microsemi Corporation VMV3 Datasheet HTML 146Page - Microsemi Corporation VMV3 Datasheet HTML 147Page - Microsemi Corporation VMV3 Datasheet HTML 148Page - Microsemi Corporation VMV3 Datasheet HTML 149Page - Microsemi Corporation VMV3 Datasheet HTML 150Page - Microsemi Corporation VMV3 Datasheet HTML 151Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 147 / 212 page
background image
Military ProASIC3/EL Low Power Flash FPGAs
Revision 3
2-133
Table 2-204 • RAM4K9
Military-Case Conditions: TJ = 125°C, Worst-Case VCC = 1.425 V for A3P250 and A3P1000
Parameter
Description
–1
Std. Units
tAS
Address setup time
0.30 0.35
ns
tAH
Address hold time
0.00 0.00
ns
tENS
REN_B, WEN_B setup time
0.17 0.20
ns
tENH
REN_B, WEN_B hold time
0.12 0.14
ns
tBKS
BLK_B setup time
0.28 0.33
ns
tBKH
BLK_B hold time
0.02 0.03
ns
tDS
Input data (DI) setup time
0.22 0.26
ns
tDH
Input data (DI) hold time
0.00 0.00
ns
tCKQ1
Clock High to new data valid on DO (output retained, WMODE = 0)
2.84 2.53
ns
Clock High to new data valid on DO (flow-through, WMODE = 1)
2.15 3.33
ns
tCKQ2
Clock High to new data valid on DO (pipelined)
1.08 1.27
ns
tC2CWWL
Address collision clk-to-clk delay for reliable write after write on same address –
applicable to closing edge
0.28 0.33
ns
tC2CWWH
Address collision clk-to-clk delay for reliable write after write on same address –
applicable to rising edge
0.26 0.30
ns
tC2CRWH
Address collision clk-to-clk delay for reliable read access after write on same
address – applicable to opening edge
0.38 0.45
ns
tC2CWRH
Address collision clk-to-clk delay for reliable write access after read on same
address – applicable to opening edge
0.42 0.49
ns
tRSTBQ
RESET_B Low to data out Low on DO (flow-through)
1.11 1.31
ns
RESET_B Low to data out Low on DO (pipelined)
1.11 1.31
ns
tREMRSTB
RESET_B removal
0.34 0.40
ns
tRECRSTB
RESET_B recovery
1.81 2.12
ns
tMPWRSTB RESET_B minimum pulse width
0.26 0.30
ns
tCYC
Clock cycle time
3.89 4.57
ns
FMAX
Maximum frequency
257 219 MHz
Note:
For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-8 for derating values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com