поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

VMV3 датащи(PDF) 124 Page - Microsemi Corporation

номер детали VMV3
подробное описание детали  Military ProASIC3/EL Low Power Flash FPGAs with Flash*Freeze Technology
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROSEMI [Microsemi Corporation]
домашняя страница  http://www.microsemi.com
Logo MICROSEMI - Microsemi Corporation

VMV3 датащи(HTML) 124 Page - Microsemi Corporation

Back Button VMV3 Datasheet HTML 120Page - Microsemi Corporation VMV3 Datasheet HTML 121Page - Microsemi Corporation VMV3 Datasheet HTML 122Page - Microsemi Corporation VMV3 Datasheet HTML 123Page - Microsemi Corporation VMV3 Datasheet HTML 124Page - Microsemi Corporation VMV3 Datasheet HTML 125Page - Microsemi Corporation VMV3 Datasheet HTML 126Page - Microsemi Corporation VMV3 Datasheet HTML 127Page - Microsemi Corporation VMV3 Datasheet HTML 128Page - Microsemi Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 212 page
background image
Military ProASIC3/EL DC and Switching Characteristics
2-110
Revision 3
Timing Characteristics
Figure 2-37 • Output DDR Timing Diagram
11
6
1
7
2
8
3
910
45
28
3
9
tDDROREMCLR
tDDROHD1
tDDROREMCLR
tDDROHD2
tDDROSUD2
tDDROCLKQ
tDDRORECCLR
CLK
Data_R
Data_F
CLR
Out
tDDROCLR2Q
710
4
Table 2-185 • Output DDR Propagation Delays
Military-Case Conditions: TJ = 125°C, Worst-Case VCC = 1.14 V for A3PE600L and A3PE3000L
Parameter
Description
–1
Std.
Units
tDDROCLKQ
Clock-to-Out of DDR for Output DDR
0.97
1.14
ns
tDDRISUD1
Data_F Data Setup for Output DDR
0.52
0.62
ns
tDDROSUD2
Data_R Data Setup for Output DDR
0.52
0.62
ns
tDDROHD1
Data_F Data Hold for Output DDR
0.00
0.00
ns
tDDROHD2
Data_R Data Hold for Output DDR
0.00
0.00
ns
tDDROCLR2Q
Asynchronous Clear-to-Out for Output DDR
1.11
1.30
ns
tDDROREMCLR
Asynchronous Clear Removal Time for Output DDR
0.00
0.00
ns
tDDRORECCLR
Asynchronous Clear Recovery Time for Output DDR
0.31
0.36
ns
tDDROWCLR1
Asynchronous Clear Minimum Pulse Width for Output DDR
0.19
0.22
ns
tDDROCKMPWH
Clock Minimum Pulse Width HIGH for the Output DDR
0.31
0.36
ns
tDDROCKMPWL
Clock Minimum Pulse Width LOW for the Output DDR
0.28
0.32
ns
FDDOMAX
Maximum Frequency for the Output DDR
TBD
TBD
MHz
Note:
For specific junction temperature and voltage supply levels, refer to Table 2-5 on page 2-8 for derating values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com