поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

AD1981BBSTZ датащи(PDF) 6 Page - Analog Devices

номер детали AD1981BBSTZ
подробное описание детали  AC 97 SoundMAX Codec
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD1981BBSTZ датащи(HTML) 6 Page - Analog Devices

Back Button AD1981BBSTZ Datasheet HTML 2Page - Analog Devices AD1981BBSTZ Datasheet HTML 3Page - Analog Devices AD1981BBSTZ Datasheet HTML 4Page - Analog Devices AD1981BBSTZ Datasheet HTML 5Page - Analog Devices AD1981BBSTZ Datasheet HTML 6Page - Analog Devices AD1981BBSTZ Datasheet HTML 7Page - Analog Devices AD1981BBSTZ Datasheet HTML 8Page - Analog Devices AD1981BBSTZ Datasheet HTML 9Page - Analog Devices AD1981BBSTZ Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 32 page
background image
AD1981B
Rev. C | Page 6 of 32
Parameter
Symbol
Min
Typ
Max
Unit
BIT_CLK Low Pulse Width
tCLK_LOW
32.56
38
ns
SYNC Frequency
48.0
kHz
SYNC Period
tSYNC_PERIOD
20.8
ms
Setup to Falling Edge of BIT_CLK
tSETUP
5
2.5
ns
Hold from Falling Edge of BIT_CLK
tHOLD
5
ns
BIT_CLK Rise Time
tRISECLK
2
4
6
ns
BIT_CLK Fall Time
tFALLCLK
2
4
6
ns
SYNC Rise Time
tRISESYNC
2
4
6
ns
SYNC Fall Time
tFALLSYNC
2
4
6
ns
SDATA_IN Rise Time
tRISEDIN
2
4
6
ns
SDATA_IN Fall Time
tFALLDIN
2
4
6
ns
SDATA_OUT Rise Time
tRISEDOUT
2
4
6
ns
SDATA_OUT Fall Time
tFALLDOUT
2
4
6
ns
End of Slot 2 to BIT_CLK, SDATA_IN Low
tS2_PDOWN
0
1.0
ms
Setup to Trailing Edge of RESET (Applies to SYNC, SDATA_OUT)
tSETUP2RST
15
ns
Rising Edge of RESET to High Z Delay
tOFF
25
ns
Propagation Delay
15
ns
RESET Rise Time
50
ns
Output Valid Delay from Rising Edge of BIT_CLK to SDI Valid
15
ns
1 Guaranteed but not tested.
2 Output jitter is directly dependent on crystal input jitter.
3 Maximum jitter specification for noncrystal operation only. Crystal operation maximum is much lower.
RESET
BIT_CLK
SDATA_IN
tRST_LOW
tRST2CLK
tTRI2ACTV
tTRI2ACTV
Figure 2. Cold Reset Timing (Codec is Supplying the BIT_CLK Signal)
SYNC
BIT_CLK
tSYNC_HIGH
tSYNC2CLK
Figure 3. Warm Reset Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com