| поискавой системы для электроныых деталей |
|
MPC8306EC датащи(PDF) 16 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8306EC датащи(HTML) 16 Page - Freescale Semiconductor, Inc |
|
16 / 76 page ![]() MPC8306 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0 16 Freescale Semiconductor DDR2 SDRAM Figure 4 shows the input timing diagram for the DDR controller. Figure 4. DDR Input Timing Diagram 6.2.2 DDR2 SDRAM Output AC Timing Specifications Table 16 provides the output AC timing specifications for the DDR2 SDRAM interfaces. Table 16. DDR2 SDRAM Output AC Timing Specifications At recommended operating conditions with GVDD of 1.8V ± 100mV. Parameter Symbol1 Min Max Unit Notes MCK cycle time, (MCK/MCK crossing) tMCK 68 ns 2 ADDR/CMD output setup with respect to MCK tDDKHAS ns 3 266 MHz 2.5 — ADDR/CMD output hold with respect to MCK tDDKHAX ns 3 266 MHz 2.5 — MCS output setup with respect to MCK tDDKHCS ns 3 266 MHz 2.5 — MCS output hold with respect to MCK tDDKHCX ns 3 266 MHz 2.5 — MCK to MDQS Skew tDDKHMH –0.6 0.6 ns 4 MDQ/MDM output setup with respect to MDQS tDDKHDS, tDDKLDS ns 5 266 MHz 0.9 — MDQ/MDM output hold with respect to MDQS tDDKHDX, tDDKLDX ps 5 266 MHz 1100 — MCK[n] MCK[n] tMCK MDQ[x] MDQS[n] tDISKEW D1 D0 tDISKEW |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |