DSPIC30F2010 datasheet(38/202 Pages) MICROCHIP

38 / 202 page

dsPIC30F2010

DS70118J-page 38

5.1

Interrupt Priority

The user-assignable Interrupt Priority (IP<2:0>) bits for

each individual interrupt source are located in the Least

Significant 3 bits of each nibble, within the IPCx regis-

ter(s). Bit 3 of each nibble is not used and is read as a

‘0’. These bits define the priority level assigned to a

particular interrupt by the user.

Since more than one interrupt request source may be

assigned to a specific user-assigned priority level, a

means is provided to assign priority within a given level.

This method is called “Natural Order Priority” and is

final.

Natural Order Priority is determined by the position of

an interrupt in the vector table, and only affects

interrupt operation when multiple interrupts with the

same user-assigned priority become pending at the

same time.

Table 5-1 lists the interrupt numbers and interrupt

sources for the dsPIC DSC devices and their

associated vector numbers.

The ability for the user to assign every interrupt to one

of seven priority levels means that the user can assign

a very high overall priority level to an interrupt with a

low natural order priority. For example, the PLVD (Low-

Voltage Detect) can be given a priority of 7. The INT0

(external interrupt 0) may be assigned to priority

level 1, thus giving it a very low effective priority.

TABLE 5-1:

dsPIC30F2010 INTERRUPT

VECTOR TABLE

Note:

The user-assigned priority levels are from

0, as the lowest priority, to level 7, as the

highest priority.

Note 1: The natural order priority scheme has 0

as the highest priority and 53 as the

lowest priority.

2: The natural order priority number is the

same as the INT number.

INT

Number

Vector

Number

Interrupt Source

Highest Natural Order Priority

INT0 – External Interrupt 0

IC1 – Input Capture 1

OC1 – Output Compare 1

T1 – Timer1

IC2 – Input Capture 2

OC2 – Output Compare 2

T2 – Timer2

T3 – Timer3

SPI1

U1RX – UART1 Receiver

U1TX – UART1 Transmitter

ADC – ADC Convert Done

NVM – NVM Write Complete

SI2C – I2C™ Slave Interrupt

MI2C – I2C Master Interrupt

Input Change Interrupt

INT1 – External Interrupt 1

IC7 – Input Capture 7

IC8 – Input Capture 8

Reserved

INT2 - External Interrupt 2

Reserved

INT3 – External Interrupt 3

Reserved

PWM – PWM Period Match

QEI – QEI Interrupt

Reserved

FLTA – PWM Fault A

Reserved

45-53

53-61

Reserved

Lowest Natural Order Priority

DSPIC30F2010 датащи(PDF) 38 Page - Microchip Technology

DSPIC30F2010 датащи(HTML) 38 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL