поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DS26521 датащи(PDF) 45 Page - Maxim Integrated Products

номер детали DS26521
подробное описание детали  Single T1/E1/J1 Transceiver
PDF  258 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MAXIM [Maxim Integrated Products]
домашняя страница  https://www.maximintegrated.com/en.html
Logo MAXIM - Maxim Integrated Products

DS26521 датащи(HTML) 45 Page - Maxim Integrated Products

Back Button DS26521 Datasheet HTML 41Page - Maxim Integrated Products DS26521 Datasheet HTML 42Page - Maxim Integrated Products DS26521 Datasheet HTML 43Page - Maxim Integrated Products DS26521 Datasheet HTML 44Page - Maxim Integrated Products DS26521 Datasheet HTML 45Page - Maxim Integrated Products DS26521 Datasheet HTML 46Page - Maxim Integrated Products DS26521 Datasheet HTML 47Page - Maxim Integrated Products DS26521 Datasheet HTML 48Page - Maxim Integrated Products DS26521 Datasheet HTML 49Page - Maxim Integrated Products Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 258 page
background image
DS26521 Single T1/E1/J1 Transceiver
45 of 258
8.9.4.1 Transmit-Signaling Operation
There are two methods to provide transmit-signaling data. These are processor based (i.e., software based) or
hardware based. Processor based refers to access through the transmit-signaling registers, TS1:TS16, while
hardware based refers to using the TSIG pins. Both methods can be used simultaneously.
8.9.4.1.1 Processor-Based Signaling
In processor-based mode, signaling data is loaded into the transmit-signaling registers (TS1:TS16) via the host
interface. On multiframe boundaries, the contents of these registers are loaded into a shift register for placement in
the appropriate bit position in the outgoing data stream. The user can use the transmit multiframe interrupt in
Latched Status Register 1 (TLS1.2) to know when to update the signaling bits. The user need not update any
transmit-signaling register for which there is no change of state for that register.
Each transmit-signaling register contains the robbed-bit signaling (TCR1.4 in T1 mode) or TS16 CAS signaling
(TCR1.6 in E1 mode) for one time slot that will be inserted into the outgoing stream. Signaling data can be sourced
from the TS registers on a per-channel basis by using the software-signaling insertion enable registers,
SSIE1:SSIE4.
In T1 ESF framing mode, there are four signaling bits per channel (A, B, C, and D). TS1:TS12 contain a full
multiframe of signaling data. In T1 D4 framing mode, there are only two signaling bits per channel (A and B). In T1
D4 framing mode, the framer uses A and B bit positions for the next multiframe. The C and D bit positions become
“don’t care” in D4 mode.
In E1 mode, TS16 carries the signaling information. This information can be in either CCS (common-channel
signaling) or CAS (channel-associated signaling) format. The 32 time slots are referenced by two different channel
number schemes in E1. In channel numbering, TS0 to TS31 are labeled channels 1 to 32. In phone channel
numbering, TS1 to TS15 are labeled channel 1 to channel 15, and TS17 to TS31 are labeled channel 15 to
channel 30.
8.9.4.2 Time Slot Numbering Schemes
TS
0
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
Channel
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
Phone
Channel
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15
16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
8.9.4.2.1 Hardware-Based Signaling
In hardware-based mode, signaling data is input via the TSIG pin. This signaling PCM stream is buffered and
inserted to the data stream being input at the TSER pin.
Signaling data can be input via the transmit hardware-signaling channel select (THSCS1) function. The framer can
be set up to take the signaling data presented at the TSIG pin and insert the signaling data into the PCM data
stream that is being input at the TSER pin. The user can control which channels are to have signaling data from the
TSIG pin inserted into them on a per-channel basis. The signaling insertion capabilities of the framer are available
whether the transmit-side elastic store is enabled or disabled. If the elastic store is enabled, the backplane clock
(TSYSCLK) can be either 1.544MHz or 2.048MHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com