AD9992BBCZ datasheet(26/92 Pages) AD

26 / 92 page

AD9992

Rev. C | Page 26 of 92

VERTICAL SHIFT

VERT. SHIFT

CCD OUTPUT

SHP

SHD

H1/H3/H5/H7

H2/H4/H6/H8

HBLK

PBLK

CLPOB

OPTICAL BLACK

DUMMY

EFFECTIVE PIXELS

OPTICAL BLACK

NOTES

1. PBLK ACTIVE (LOW) SHOULD NOT BE USED DURING CLPOB ACTIVE (LOW).

Figure 32. Horizontal Sequence Example

VERTICAL TIMING GENERATION

The AD9992 provides a flexible solution for generating vertical

CCD timing and can support multiple CCDs and different

system architectures. The vertical transfer clocks are used to shift

each line of pixels into the horizontal output register of the CCD.

The AD9992 allows these outputs to be individually programmed

into various readout configurations by using a 4-step process.

Figure 33 shows an overview of how the vertical timing is

generated in four steps.

The individual pulse patterns for XV1 to XV24 are created

by using the vertical pattern group registers.

The V-pattern groups are used to build the sequences,

which is when additional information is added.

The readout for an entire field is constructed by dividing

the field into different regions and then assigning a

sequence to each region.

Each field can contain up to nine different regions to

accommodate different steps of the readout, such as high

speed line shifts and unique vertical line transfers. The

total number of V-patterns, V-sequences, and fields is

programmable but limited by the number of registers.

The MODE registers allow the different fields to be

combined in any order for various readout configurations.

AD9992BBCZ датащи(PDF) 26 Page - Analog Devices

AD9992BBCZ датащи(HTML) 26 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

датащи скачать

ссылки URL