AD9992BBCZ datasheet(67/92 Pages) AD

67 / 92 page

AD9992

Rev. C | Page 67 of 92

123

N–1

N– 2

N–3

N–4

N–5

N–6

N–7

N–8

N–9

N– 10

N–11

N–12

N– 13

N–32

N– 33

N–34

N–35

H-COUNTER

RESET

NOTES

1. TOGGLE POSITIONS CANNOT BE PROGRAMMED WITHIN 36 PIXELS OF PIXEL 0 LOCATION.

H-COUNTER

(PIXEL COUNTER)

NO TOGGLE POSITIONS ALLOWED IN THIS AREA

Figure 78. Toggle Position Inhibited Area—Master Mode

N– 1

012

N–2

N–3

N– 4

NO TOGGLE POSITIONS ALLOWED IN THIS AREA

N– 5

N– 6

N– 7

N– 8

N– 9

N–10

N–11

N– 12

N– 13

N– 32

N– 33

N– 34

N– 35

NOTES

1. TOGGLE POSITIONS CANNOT BE PROGRAMMED WITHIN 36 PIXELS OF PIXEL 0 LOCATION.

H-COUNTER

(PIXEL COUNTER)

H-COUNTER

RESET

Figure 79. Toggle Position Inhibited Area—Slave Mode

STANDBY MODE OPERATION

The AD9992 contains three standby modes to optimize the overall

power dissipation in a particular application. Bits [1:0] of Address

0x00 control the power-down state of the device:

• STANDBY [1:0] = 0 = normal operation (full power)

• STANDBY [1:0] = 1 = Standby1 mode

• STANDBY [1:0] = 2 = Standby2 mode

• STANDBY [1:0] = 3 = Standby3 mode (lowest power)

Table 27 summarizes the operation of each power-down mode.

The OUTCONTROL register takes priority over the Standby1

and Standby2 modes in determining the digital output states,

but Standby3 mode takes priority over OUTCONTROL.

Standby3 has the lowest power consumption and even shuts

down the crystal oscillator circuit between CLI and CLO.

Therefore, if CLI and CLO are being used with a crystal to

generate the master clock, this circuit is powered down and

there is no clock signal. When returning from Standby3 mode

to normal operation, the timing core must be reset at least

500 μs after the STANDBY register is written to. This allows

sufficient time for the crystal circuit to settle.

The vertical outputs can also be programmed to hold a specific

value during the Standby3 mode by using Address 0x26. This

required by the V-driver and CCD to prevent damage when VH

and VL areas are applied. The polarities for Standby1 mode and

Standby2 mode are also programmable, using Address 0x25.

OUTCONTROL = low also uses the same polarities programmed

for Standby1 and Standby2 modes in Address 0x25. The GPO

polarities are programmable using Address 0x27.

Note that the GPO outputs are high-Z by default at power-up

until Address 0x78 is used to select them as outputs.

CLI FREQUENCY CHANGE

If the input clock CLI is interrupted or changed to a different

frequency, the timing core must be reset for proper operation.

After the CLI clock settles to the new frequency, or the previous

frequency is resumed, write 0 and then 1 to the TGCORE_RSTB

operates properly.

AD9992BBCZ датащи(PDF) 67 Page - Analog Devices

AD9992BBCZ датащи(HTML) 67 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

датащи скачать

ссылки URL