AD9992BBCZ datasheet(66/92 Pages) AD

66 / 92 page

AD9992

Rev. C | Page 66 of 92

CLI

CLO

XX XX

XXX

XX X

tCLIDLY

35.5 CYCLES

X X X

H-COUNTER

RESET

SHPLOC

INTERNAL

H-COUNTER

(PIXEL COUNTER)

tVDHD

SHDLOC

INTERNAL

tHDCLI

tHDCLO

NOTES:

1. EXTERNAL HD FALLING EDGE IS LATCHED BY CLI RISING EDGE, THEN LATCHED AGAIN BY SHPLOC (INTERNAL SAMPLING EDGE).

2. INTERNAL H-COUNTER IS ALWAYS RESET 35.5 CLOCK CYCLES AFTER THE INTERNAL HD FALLING EDGE, AT SHDLOC (INTERNAL SAMPLING EDGE).

3. DEPENDING ON THE VALUE OF SHPLOC, H-COUNTER RESET CAN OCCUR 36 OR 37 CLI CLOCK EDGES AFTER THE EXTERNAL HD FALLING EDGE.

4. SHPLOC = 32, SHDLOC = 0 IS SHOWN IN ABOVE EXAMPLE. IN THIS CASE, THE H-COUNTER RESET OCCURS 36 CLI RISING EDGES AFTER HD FALLING EDGE.

5. HD FALLING EDGE SHOULD OCCUR COINCIDENT WITH VD FALLING EDGE (WITHIN SAME CLI CYCLE) OR AFTER VD FALLING EDGE. HD FALLING

EDGE SHOULD NOT OCCUR WITHIN 1 CYCLE IMMEDIATELY BEFORE VD FALLING EDGE.

Figure 76. External VD/HD and Internal H-Counter Synchronization, Slave Mode

1HBLKTOG1

(60 – 36) = 24

2HBLKTOG2

100

(100 – 36) = 64

3CLPOB_TOG1

103

(103 – 36) = 67

4CLPOB_TOG2

112

(112 – 36) = 76

MASTER MODE

SLAVE MODE

CLPOB

PIXEL NO.

112

103

100

Figure 77. Example of Slave Mode Register Setting to Obtain Desired Toggle Positions

Vertical Toggle Position Placement Near Counter Reset

An additional consideration during the reset of the internal

counters is the vertical toggle position placement. Before

the internal counters are reset, there is a region of 36 pixels

during which no toggle positions should be programmed.

As shown in Figure 78 for master mode, the last 36 pixels before

the HD falling edge must not be used for toggle position placement

of the V, VSG, SUBCK, HBLK, PBLK, or CLPOB pulses.

Figure 79 shows the same example for slave mode. The same

restriction applies: the last 36 pixels before the counters are

reset cannot be used. However, in slave mode, the counter reset

is delayed with respect to VD/HD placement, so the inhibited

area is different than it is in master mode.

It is recommended that Pixel Location 0 not be used for any of

the toggle positions for the VSG and SUBCK pulses.

AD9992BBCZ датащи(PDF) 66 Page - Analog Devices

AD9992BBCZ датащи(HTML) 66 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

датащи скачать

ссылки URL