M32CSLASH8A datasheet(219/372 Pages) RENESAS

219 / 372 page

M32C/8A Group

17. Serial Interfaces

Rev.1.00

Jul 15, 2007

Page 202 of 352

REJ09B0385-0100

Figure 17.6

U0SMR4 to U4SMR4 Registers

b7 b6 b5 b4

Symbol

U0SMR4 to U2SMR4

U3SMR4, U4SMR4

Address

0364h, 02E4h, 0334h

0324h, 02F4h

After Reset

00h

Function

Bit Symbol

Bit Name

STPREQ

RSTAREQ

STAREQ

ACKC

SCLHI

0: Serial input/output circuit selected

1: Start/stop condition generation circuit

selected(4)

SCL, SDA output select bit(1)

Start condition generate bit(1, 3)

ACKD

STSPSEL

0: ACK

1: NACK

ACK data bit(2)

0: Serial data output

1: ACK data output

ACK data output enable bit(2)

SWC9

UARTi Special Mode Register 4 (i = 0 to 4)

Restart condition generate

bit(1, 3)

Stop condition generate bit(1, 3)

0: Clear

1: Start

0: Clear

1: Start

0: Clear

1: Start

NOTES:

1. These bits are used when the MCU is in master mode in I 2C mode.

2. These bits are used when the MCU is in slave mode in I 2C mode.

3. When each condition generation is completed, the corresponding bit becomes 0. When a condition generation is failed, the bit

remains as 1.

4. Set the STSPSEL bit to 1 (start/stop condition generation circuit selected) after setting the STAREQ bit, RSTAREQ bit, or

STPREQ bit to 1 (start).

SCL wait output bit 3(1)

SCL output stop bit(1)

0: No wait state/release wait state

1: SCLi pin is held "L" after receiving 9th bit

When the bus is free,

0: SCLi output not stopped

1: SCLi output stopped

M32C/8A датащи(PDF) 219 Page - Renesas Technology Corp

M32C/8A датащи(HTML) 219 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL