M32CSLASH8A datasheet(66/372 Pages) RENESAS

66 / 372 page

M32C/8A Group

8. Bus

Rev.1.00

Jul 15, 2007

Page 49 of 352

REJ09B0385-0100

Bus

In microprocessor mode, the following pins become bus control pins: D0 to D15, A0 to A22, A23, CS0 to CS3, WRL/

WR, WRH/BHE, RD, CLKOUT/BCLK/ALE, HLDA/ALE, HOLD, ALE, RDY.

8.1

Bus Settings

Bus setting is determined by the BYTE pin, the DS register, the PM05 and PM04 bits in the PM0 register, and bits

PM11 and PM10 in the PM1 register.

Table 8.1 lists how to change bus settings. Figure 8.1 shows the DS register.

Table 8.1

Bus Settings

Figure 8.1

DS Register

Bus Setting

Pin & Registers Used for Setting

Selecting external data bus width

DS register

Setting bus width after reset

BYTE pin (for external space 3 only)

Selecting separate bus or multiplexed bus

Bits PM05 and PM04 in the PM0 register

Number of chip-select pins

Bits PM11 and PM10 in the PM1 register

b7 b6 b5 b4

External Data Bus Width Control Register

Symbol

Address

000Bh

Bit Symbol

Bit Name

After Reset

XXXX 1000b (BYTE pin = "L")

XXXX 0000b (BYTE pin = "H")

Function

DS0

DS1

DS2

DS3

−

(b7-b4)

−

External space 0

data bus width select bit

External space 1

data bus width select bit

0: 8 bits wide

1: 16 bits wide

External space 2

data bus width select bit

External space 3

data bus width select bit(1)

0: 8 bits wide

1: 16 bits wide

0: 8 bits wide

1: 16 bits wide

0: 8 bits wide

1: 16 bits wide

Unimplemented.

Write 0. Read as undefined value.

M32C/8A датащи(PDF) 66 Page - Renesas Technology Corp

M32C/8A датащи(HTML) 66 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL