поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M32C/8A датащи(PDF) 218 Page - Renesas Technology Corp

номер детали M32C/8A
подробное описание детали  RENESAS MCU M16C FAMILY / M32C/80 Series
PDF  372 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/8A датащи(HTML) 218 Page - Renesas Technology Corp

Back Button M32C/8A Datasheet HTML 214Page - Renesas Technology Corp M32C/8A Datasheet HTML 215Page - Renesas Technology Corp M32C/8A Datasheet HTML 216Page - Renesas Technology Corp M32C/8A Datasheet HTML 217Page - Renesas Technology Corp M32C/8A Datasheet HTML 218Page - Renesas Technology Corp M32C/8A Datasheet HTML 219Page - Renesas Technology Corp M32C/8A Datasheet HTML 220Page - Renesas Technology Corp M32C/8A Datasheet HTML 221Page - Renesas Technology Corp M32C/8A Datasheet HTML 222Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 218 / 372 page
background image
M32C/8A Group
17. Serial Interfaces
Rev.1.00
Jul 15, 2007
Page 201 of 352
REJ09B0385-0100
Figure 17.5
U0SMR3 to U4SMR3 Registers
b7 b6 b5 b4
b1
b2
b3
Symbol
U0SMR3 to U2SMR3
U3SMR3, U4SMR3
Address
0365h, 02E5h, 0335h
0325h, 02F5h
After Reset
00h
00h
b0
Function
Bit Symbol
Bit Name
RW
DINC
CKPH
SSE
DL0
DL1
0: CLKi is CMOS output
1: CLKi is N-channel open drain output
Clock output select bit
SS function enable bit(1)
ERR
NODC
0: No mode error
1: Mode error occurred(3)
Mode error flag(1)
SDAi output is delayed by the following cycles.
b7 b6 b5
0 0 0: No delay
0 0 1: 1-to-2 cycles of BRG count source
0 1 0: 2-to-3 cycles of BRG count source
0 1 1: 3-to-4 cycles of BRG count source
1 0 0: 4-to-5 cycles of BRG count source
1 0 1: 5-to-6 cycles of BRG count source
1 1 0: 6-to-7 cycles of BRG count source
1 1 1: 7-to-8 cycles of BRG count source
SDAi digital delay set bits(4, 5)
DL2
UARTi Special Mode Register 3 (i = 0 to 4)
RW
RW
RW
RW
RW
RW
RW
RW
Clock phase set bit(1)
Serial input pin set bit(1)
0: No Clock delay
1: Clock delay
0: Pins TXDi and RXDi selected (master mode)
1: Pins STXDi and SRXDi selected (slave mode)
0: SS function disabled
1: SS function enabled(2)
NOTES:
1. These bits are used in special mode 2.
2. When the SS pin is set to 1, set the CRD bit in the UiC0 register to 1 ( CTS function disabled).
3. The ERR bit is set to 0 by writing a 0. Writing a 1 has no effect.
4. Digital delay is added to a SDAi output using bits DL2 to DL0 in I 2C mode. Set them to 000b (no delay) in other than I 2C mode.
5. When the external clock is selected, SDAi output is delayed by approximately 100 ns in addition.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com