| поискавой системы для электроныых деталей |
|
TMS320VC5509 датащи(PDF) 67 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320VC5509 датащи(HTML) 67 Page - Texas Instruments |
|
67 / 124 page ![]() Functional Overview 67 April 2001 − Revised January 2008 SPRS163H The IFR1 (Interrupt Flag Register 1) and IER1 (Interrupt Enable Register 1) bit layouts are shown in Figure 3−18. NOTE: It is possible to have active interrupts simultaneously from both the external interrupt 4 (INT4) and the real-time clock (RTC). When an interrupt is detected in this bit, the real-time clock status register should be polled to determine if the real-time clock is the source of the interrupt. 15 11 10 9 8 Reserved RTOS DLOG BERR R/W−00000† R/W−0 R/W−0 R/W−0 76 54 32 10 I2C TINT1 DMAC3 DMAC2 INT4/RTC DMAC0 XINT0 INT1 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0 R/W−0 LEGEND: R = Read, W = Write, n = value after reset † Always write zeros. Figure 3−18. IFR1 and IER1 Bit Locations Table 3−39. IFR1 and IER1 Register Bit Fields BIT FUNCTION NUMBER NAME FUNCTION 15−11 − Reserved for future expansion. These bits should always be written with 0. 10 RTOS Real-time operating system interrupt flag/mask bit 9 DLOG Data log interrupt flag/mask bit 8 BERR Bus error interrupt flag/mask bit 7 I2C I2C interrupt flag/mask bit 6 TINT1 Timer 1 interrupt flag/mask bit 5 DMAC3 DMA channel 3 interrupt flag/mask bit 4 DMAC2 DMA channel 2 interrupt flag/mask bit 3 INT4/RTC This bit can be used as either the external user interrupt 4 flag/mask bit, or the real-time clock interrupt flag/mask bit. 2 DMAC0 DMA channel 0 interrupt flag/mask bit 1 XINT0 McBSP transmit 0 interrupt flag/mask bit 0 INT1 External user interrupt 1 flag/mask bit 3.10.2 Interrupt Timing The external interrupts (INT[4:0]) are synchronized to the CPU by way of a two-flip-flop synchronizer. The interrupt inputs are sampled on falling edges of the CPU clock. A sequence of 1-1-0-0-0 on consecutive cycles on the interrupt pin is required for an interrupt to be detected. Therefore, the minimum low pulse duration on the external interrupts on the 5509 is three CPU clock periods. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |