CDCE72010 datasheet(56/70 Pages) TI

номер детали	CDCE72010

подробное описание детали	Ten Output High Performance Clock Synchronizer, Jitter Cleaner, and Clock Distributor

PDF	70 Pages

Scroll/Zoom	100%

производитель	TI [Texas Instruments]

домашняя страница	http://www.ti.com

Logo

56 / 70 page

DIGITAL LOCK DETECT

Power_Down

Lock_Out

Lock_In

160kW

5pF

PLL_LOCK

Output

=0.6V

high

=0.4V

low

Lock

DigitalLockDetection

Out-of-Lock

Out

CDCE72010

SCAS858 – JUNE 2008...................................................................................................................................................................................................... www.ti.com

Table 15. Number of Successive Lock Events Inside the Lock Detect Window

(Register 7 RAM Bits [4:3]) the PLL Lock Signal is Delayed for Number of

FB_CLK Events

NO. OF SUCCESSIVE LOCK

LOCKC1

LOCKC0

EVENTS

64(1)

256

(1)

Default

When selecting the digital PLL lock option, PLL_LOCK will possibly jitter several times between lock and out of

lock until a stable lock is detected. A single “low-to-high” step can be reached with a wide lock detect window

and high number of successive clock cycles. PLL_LOCK will return to out of lock if just one cycle is outside the

lock detect window.

Figure 22. Digital Lock

Submit Documentation Feedback

Product Folder Link(s): CDCE72010

CDCE72010 датащи(PDF) 56 Page - Texas Instruments

CDCE72010 датащи(HTML) 56 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

датащи скачать

ссылки URL