PWM

8

7

6

5

4

9

P

GND

1

V

IN

SKIP#

V

SW

V

DD

P

GND

BOOT

BOOT_R

2

3

CSD97396Q4M

www.ti.com

SLPS572 – DECEMBER 2015

5 Pin Configuration and Functions

SON 3.5 × 4.5 mm

Top View

Pin Functions

PIN

DESCRIPTION

NO.

NAME

1

SKIP#

This pin enables the Diode Emulation function. When this pin is held low, diode emulation mode is enabled for the

Sync FET. When SKIP# is high, the CSD97396Q4M operates in forced continuous conduction mode. A tri-state

voltage on SKIP# puts the driver into a very low power state.

2

VDD

Supply voltage to gate drivers and internal circuitry.

3

PGND

Power ground, needs to be connected to Pin 9 and PCB

4

VSW

Voltage switching node – pin connection to the output inductor.

5

VIN

Input voltage pin. Connect input capacitors close to this pin.

6

BOOT_R

Bootstrap capacitor connection. Connect a minimum 0.1 µF 16 V X5R, ceramic cap from BOOT to BOOT_R pins. The

bootstrap capacitor provides the charge to turn on the Control FET. The bootstrap diode is integrated. Boot_R is

7

BOOT

internally connected to VSW.

8

PWM

Pulse width modulated 3-state input from external controller. Logic low sets Control FET gate low and Sync FET gate

high. Logic high sets Control FET gate high and Sync FET gate Low. Open or High Z sets both MOSFET gates low if

greater than the Tri-State Shutdown Hold-off Time (t3HT)

9

PGND

Power Ground

Copyright © 2015, Texas Instruments Incorporated

Submit Documentation Feedback

3