MPC8280 datasheet(274/1386 Pages) FREESCALE

274 / 1386 page

60x Signals

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

7-16

Freescale Semiconductor

PCI controller can initiate global transactions—Assertion must occur at least one

clock cycle following AACK for the current transaction and at least one

clock cycle after ARTRY can be asserted.

Negation—Occurs after the clock cycle of the final (or only) data beat of the

transfer. For a burst transfer, TA may be negated between beats to insert one or

more wait states before the completion of the next beat.

7.2.8.2

Transfer Error Acknowledge (TEA)

The transfer error acknowledge (TEA) signal is both input and output on the MPC8280.

7.2.8.2.1

Transfer Error Acknowledge (TEA)—Input

Following are the state meaning and timing comments for the TEA input signal.

State Meaning

Asserted—Indicates that a bus error occurred. The assertion of TEA causes the

negation/high impedance of DBB in the next clock cycle. However, data entering

the MPC8280 internal memory resources such as GPRs or caches are not

invalidated.

Negated—Indicates that no bus error was detected.

Timing Comments

Assertion—May be asserted while DBB is asserted and for the cycle after is TA is

asserted during a read operation. TEA should be asserted for one cycle only.

Negation—TEA must be negated no later than the negation of DBB.

7.2.8.2.2

Transfer Error Acknowledge (TEA)—Output

Following are the state meaning and timing comments for the TEA output.

State Meaning

Asserted—Indicates that a bus error has occurred. Assertion of TEA terminates

the transaction in progress; that is, asserting TA is unnecessary because it is

ignored by the target device. An unsupported memory transaction, such as a

direct-store access or a graphics read or write, causes the assertion of TEA

(provided TEA is enabled and the address transfer matches the MPC8280 memory

map).

Negated—Indicates that no bus error was detected.

Timing Comments

Assertion—Occurs on the first clock after the bus error is detected.

Negation—Occurs one clock after assertion.

7.2.8.3

Partial Data Valid Indication (PSDVAL)

The partial data valid indication (PSDVAL) is both an input and output on the MPC8280.

MPC8280 датащи(PDF) 274 Page - Freescale Semiconductor, Inc

MPC8280 датащи(HTML) 274 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL