поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8280 датащи(PDF) 271 Page - Freescale Semiconductor, Inc

номер детали MPC8280
подробное описание детали  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 датащи(HTML) 271 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 267Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 268Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 269Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 270Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 271Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 272Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 273Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 274Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 275Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 271 / 1386 page
background image
60x Signals
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
Freescale Semiconductor
7-13
7.2.7.1
Data Bus (D[0–63])
The data bus (D[0–63]) states have the same meanings in both internal only mode external master mode.
The data bus consists of 64 signals that are both inputs and outputs on the MPC8280. Following are the
state meaning and timing comments for the data bus.
State Meaning
The data bus holds 8 byte lanes assigned as shown in Table 7-2.
Timing Comments
The number of times the data bus is driven depends on the transfer size, port size,
and whether the transfer is a single-beat or burst operation.
7.2.7.1.1
Data Bus (D[0–63])—Output
Following are the state meaning and timing comments for the D[0–63] output signals.
State Meaning
Asserted/Negated—Represents the state of data during a data write. Byte lanes not
selected for data transfer do not supply valid data. MPC8280 duplicates data to
enable valid data to be sent to different port sizes.
Timing Comments
Assertion/Negation—Initial beat coincides with DBB, for bursts, transitions on
the bus clock cycle following each assertion of TA and, for port size, transitions
on the bus clock cycle following each assertion of PSDVAL.
High Impedance—Occurs on the bus clock cycle after the final assertion of TA,
TEA, or certain ARTRY cases.
7.2.7.1.2
Data Bus (D[0–63])—Input
Following are the state meaning and timing comments for the D[0–63] input signals.
State Meaning
Asserted/Negated—Represents the state of data during a data read transaction.
Timing Comments
Assertion/Negation—Data must be valid on the same bus clock cycle that TA
and/or PSDVAL is asserted.
7.2.7.2
Data Bus Parity (DP[0–7])
The eight data bus parity (DP[0–7]) signals both output and input signals.
Table 7-1. Data Bus Lane Assignments
Data Bus Signals
Byte Lane
D0–D7
0
D8–D15
1
D16–D23
2
D24–D31
3
D32–D39
4
D40–D47
5
D48–D55
6
D56–D63
7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com