CS4525 datasheet(12/98 Pages) CIRRUS

12 / 98 page

DS726PP1

CS4525

2.1

Digital I/O Pin Characteristics

The logic level for each input is set by its corresponding power supply and should not exceed the maximum ratings.

Power

Supply

Number

Pin Name

I/O

Driver

Receiver

Software Mode

INT

Output

2.5 V-5.0 V, Open Drain

SCL

Input

2.5 V-5.0 V, with Hysteresis

SDA

Input/Output

2.5 V-5.0 V, Open Drain

2.5 V-5.0 V, with Hysteresis

7HP_DETECT

MUTE

Input

2.5 V-5.0 V

DLY_SDOUT

Output

2.5 V-5.0 V, CMOS

DLY_SDIN

EX_TWR

Input

2.5 V-5.0 V

AUX_SDOUT

Output

2.5 V-5.0 V, CMOS

AUX_SCLK

Output

2.5 V-5.0 V, CMOS

AUX_LRCK

Output

2.5 V-5.0 V, CMOS

VD_REG

PWM_SIG2

Output

2.5 V, CMOS

PWM_SIG1

Output

2.5 V, CMOS

Hardware Mode

SEL_OSC0

Input

2.5 V-5.0 V

SEL_OSC1

Input

2.5 V-5.0 V

ADC/SP

Input

2.5 V-5.0 V

MUTE

Input

2.5 V-5.0 V

TWR

Output

2.5 V-5.0 V, Open Drain

ERRUVTE

Output

2.5 V-5.0 V, Open Drain

ERROC

Output

2.5 V-5.0 V, Open Drain

EN_TFB

Input

2.5 V-5.0 V

I²S/LJ

Input

2.5 V-5.0 V

All Modes

LRCK

Input

2.5 V-5.0 V

SCLK

Input

2.5 V-5.0 V

SDIN

Input

2.5 V-5.0 V

RST

Input

2.5 V-5.0 V

LVD

Input

2.5 V-5.0 V

SYS_CLK

Input/Output

2.5 V-5.0 V, CMOS

2.5 V-5.0 V

OUT4

Output

8.0 V-18.0 V Power MOSFET

OUT3

Output

8.0 V-18.0 V Power MOSFET

OUT2

Output

8.0 V-18.0 V Power MOSFET

OUT1

Output

8.0 V-18.0 V Power MOSFET

Table 1. I/O Power Rails

CS4525 датащи(PDF) 12 Page - Cirrus Logic

CS4525 датащи(HTML) 12 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

датащи скачать

ссылки URL