CS4525 datasheet(89/98 Pages) CIRRUS

89 / 98 page

DS726PP1

CS4525

9.19.5 Power Down (PDnAll)

Default = 1

Function:

The CS4525 will enter a power-down state when this function is enabled:

1. The power PWM outputs will be held in a high-impedance state.

2. The logic-level PWM outputs will continuously drive a logic ‘0’ if the HiZPSig bit is set and will be held

in a high-impedance state if the HiZPSig bit is clear.

3. AUX_SDOUT, the auxiliary serial data output, will be driven to a digital-low. AUX_LRCK and

AUX_SCLK, the auxiliary serial output’s clocks, will continue to operate if the EnAuxPort bit is set,

ADC/SP is cleared, and the serial audio input receives a valid SCLK and LRCK; otherwise they will

also be driven to a digital-low voltage.

4. DLY_SDOUT, the delay serial data output, will output the unprocessed audio data from SDATA if

EnAuxPort is set, DlyPortCfg[1:0] is configured for serial output delay interface, ADC/SP is cleared,

and the serial audio input port receives a valid SCLK, LRCK, and SDATA. Otherwise, it will drive a

low voltage.

The contents of the control registers are retained in this state. Once the PDnAll bit is disabled, the pow-

ered and logic-level PWM outputs will first perform a click-free start-up function and then resume normal

operation.

The PDnAll bit defaults to ‘enabled’ on power-up and must be disabled before normal operation can occur.

9.20 Interrupt (Address 60h)

Bits [7:4] in this register are read only. A ‘1’b in these bit positions indicates that the associated condition has oc-

curred at least once since the register was last read. A ‘0’b indicates that the associated condition has not occurred

since the last reading of the register. Reading the register resets bits to [7:4] ‘0’b. These bits are considered “edge-

triggered” events. The operation of these 4 bits is not affected by the interrupt mask bits and the condition of each

bit can be polled instead of generating an interrupt as required.

9.20.1 SRC Lock State Transition Interrupt (SRCLock)

Function:

This bit is read only. When set, indicates that the SRC has transitioned from an unlock to lock state or

from a lock state to an unlock state since the last read of this register. Conditions which cause the SRC

to transition states, such as loss of LRCK, SCLK, an LRCK ratio change, or the SRC achieving lock, will

cause this bit to be set. This interrupt bit is an edge-triggered event and will be cleared following a read

of this register.

If this bit is set, indicating a SRC state change condition, and the SRCLockM bit is set, the INT pin will go

active. To determine the current lock state of the SRC, read the SRCLockSt bit in the interrupt status reg-

ister.

PDnAll Setting

Device Power-Down State

0 ..........................................Normal device operation.

1 ..........................................Device power-down enabled.

SRCLock

ADCOvfl

ChOvfl

AmpErr

SRCStateM

ADCOvflM

ChOvflM

AmpErrM

SRCLock Setting

SRC Lock State Change Status

0 ..........................................SRC lock state unchanged since last read of this register.

1 ..........................................SRC lock state changed since last read of this register.

CS4525 датащи(PDF) 89 Page - Cirrus Logic

CS4525 датащи(HTML) 89 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

датащи скачать

ссылки URL