поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AD9915/PCBZ датащи(PDF) 50 Page - Analog Devices

номер детали AD9915/PCBZ
подробное описание детали  2.5 GSPS Direct Digital Synthesizer with 12-Bit DAC
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AD [Analog Devices]
домашняя страница  http://www.analog.com
Logo AD - Analog Devices

AD9915/PCBZ датащи(HTML) 50 Page - Analog Devices

Back Button AD9915/PCBZ Datasheet HTML 43Page - Analog Devices AD9915/PCBZ Datasheet HTML 44Page - Analog Devices AD9915/PCBZ Datasheet HTML 45Page - Analog Devices AD9915/PCBZ Datasheet HTML 46Page - Analog Devices AD9915/PCBZ Datasheet HTML 47Page - Analog Devices AD9915/PCBZ Datasheet HTML 48Page - Analog Devices AD9915/PCBZ Datasheet HTML 49Page - Analog Devices AD9915/PCBZ Datasheet HTML 50Page - Analog Devices AD9915/PCBZ Datasheet HTML 51Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 50 / 51 page
background image
Data Sheet
AD9915
REGISTER MAP AND BIT DESCRIPTIONS
analog.com
Rev. G | 50 of 51
Table 30. Bit Descriptions for Profile 0 to Profile 7 Phase Offset and Amplitude Registers
Bit(s)
Mnemonic
Description
[27:16]
Amplitude scale factor
This 12-bit word controls the DDS amplitude. Note that the OSK enable bit (0x00[8]) must be set to logic high to
make amplitude adjustments.
[15:0]
Phase offset word
This 16-bit word controls the DDS phase offset.
USR0 Register—Address 0x1B
Table 31. Bit Descriptions for USR0 Register
Bit(s)
Mnemonic
Description
[31:25]
Open
24
PLL lock
This is a readback bit only. If Logic 1 is read back, the PLL is locked. Logic 0 represents a nonlocked state.
[23:8]
(See description)
These bits must always be programmed with the default values listed in the default column in Table 17.
7
Reserved
Must be kept at Logic 0 (default).
6
CAL with SYNC
0 = a SYNC_IN signal is not required to calibrate the DAC clock.
1 = a SYNC_IN signal is required to calibrate the DAC clock.
[5:3]
SYNC_OUT delay ADJ
Provides the ability to delay the SYNC_OUT signal for multichip synchronization purposes.
[2:0]
SYNC_IN delay ADJ
Provides the ability to delay the internal SYNC_IN signal for multichip synchronization purposes.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com